forked from rrcarlosr/Jetpack
224 lines
6.9 KiB
Plaintext
224 lines
6.9 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Device-tree overlay for tegra194-p3668-0001-p3509-0000 40-pin
|
|
* Expansion Header.
|
|
*
|
|
* Copyright (c) 2019-2020 NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
*/
|
|
|
|
/dts-v1/;
|
|
/plugin/;
|
|
|
|
#include <dt-bindings/pinctrl/pinctrl-tegra.h>
|
|
#include <dt-common/jetson/tegra194-p3668-all-p3509-0000.h>
|
|
|
|
/ {
|
|
overlay-name = "Jetson 40pin Header";
|
|
compatible = JETSON_COMPATIBLE;
|
|
|
|
fragment@0 {
|
|
target = <&pinmux>;
|
|
__overlay__ {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&hdr40_pinmux>;
|
|
hdr40_pinmux: header-40pin-pinmux {
|
|
pin7 {
|
|
nvidia,pins = "aud_mclk_ps4";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin8 {
|
|
nvidia,pins = "uart1_tx_pr2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin10 {
|
|
nvidia,pins = "uart1_rx_pr3";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin11 {
|
|
nvidia,pins = "uart1_rts_pr4";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin12 {
|
|
nvidia,pins = "dap5_sclk_pt5";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin13 {
|
|
nvidia,pins = "spi3_sck_py0";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin15 {
|
|
nvidia,pins = "touch_clk_pcc4";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin16 {
|
|
nvidia,pins = "spi3_cs1_py4";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin18 {
|
|
nvidia,pins = "spi3_cs0_py3";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin19 {
|
|
nvidia,pins = "spi1_mosi_pz5";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin21 {
|
|
nvidia,pins = "spi1_miso_pz4";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin22 {
|
|
nvidia,pins = "spi3_miso_py1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin23 {
|
|
nvidia,pins = "spi1_sck_pz3";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin24 {
|
|
nvidia,pins = "spi1_cs0_pz6";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin26 {
|
|
nvidia,pins = "spi1_cs1_pz7";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin27 {
|
|
nvidia,pins = "gen2_i2c_sda_pdd0";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
pin28 {
|
|
nvidia,pins = "gen2_i2c_scl_pcc7";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
pin29 {
|
|
nvidia,pins = "soc_gpio41_pq5";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin31 {
|
|
nvidia,pins = "soc_gpio42_pq6";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin32 {
|
|
nvidia,pins = "soc_gpio44_pr0";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin33 {
|
|
nvidia,pins = "soc_gpio54_pn1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin35 {
|
|
nvidia,pins = "dap5_fs_pu0";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin36 {
|
|
nvidia,pins = "uart1_cts_pr5";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin37 {
|
|
nvidia,pins = "spi3_mosi_py2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin38 {
|
|
nvidia,pins = "dap5_din_pt7";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
pin40 {
|
|
nvidia,pins = "dap5_dout_pt6";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|