Jetpack/u-boot/board/phytec/pcm030
dchvs 31faf4d851 cti_kernel: Add CTI sources
Elroy L4T r32.4.4 – JetPack 4.4.1
2021-03-15 20:15:11 -06:00
..
Kconfig cti_kernel: Add CTI sources 2021-03-15 20:15:11 -06:00
MAINTAINERS cti_kernel: Add CTI sources 2021-03-15 20:15:11 -06:00
Makefile cti_kernel: Add CTI sources 2021-03-15 20:15:11 -06:00
README cti_kernel: Add CTI sources 2021-03-15 20:15:11 -06:00
mt46v32m16-75.h cti_kernel: Add CTI sources 2021-03-15 20:15:11 -06:00
pcm030.c cti_kernel: Add CTI sources 2021-03-15 20:15:11 -06:00

README

To build RAMBOOT, replace this section the main Makefile

pcm030_config \
pcm030_RAMBOOT_config \
pcm030_LOWBOOT_config:	unconfig
	@ >include/config.h
	@[ -z "$(findstring LOWBOOT_,$@)" ] || \
		{ echo "CONFIG_SYS_TEXT_BASE = 0xFF000000"	>board/phytec/pcm030/config.tmp ; \
		  echo "... with LOWBOOT configuration" ; \
		}
	@[ -z "$(findstring RAMBOOT_,$@)" ] || \
	       { echo "CONFIG_SYS_TEXT_BASE = 0x00100000" >board/phycore_mpc5200b_tiny/\
			config.tmp ; \
		 echo "... with RAMBOOT configuration" ; \
		 echo "... remember to make sure that MBAR is already \
				switched to 0xF0000000 !!!" ; \
	       }
	@$(MKCONFIG) -a pcm030 ppc mpc5xxx pcm030 phytec
	@ echo "remember to set pcm030_REV to 0 for rev 1245.0 rev or to 1 for rev 1245.1"

Alternative SDRAM settings:

#define SDRAM_MODE	0x018D0000
#define SDRAM_EMODE	0x40090000
#define SDRAM_CONTROL	0x715f0f00
#define SDRAM_CONFIG1	0x73722930
#define SDRAM_CONFIG2	0x47770000

/* Settings for XLB = 99 MHz */
#define SDRAM_MODE	0x008D0000
#define SDRAM_EMODE	0x40090000
#define SDRAM_CONTROL	0x714b0f00
#define SDRAM_CONFIG1	0x63611730
#define SDRAM_CONFIG2	0x47670000

The board ships default with the environment in EEPROM
Moving the environment to flash can be more reliable

#define CONFIG_ENV_IS_IN_FLASH	1
#define CONFIG_ENV_ADDR		(CONFIG_SYS_FLASH_BASE + 0xfe0000)
#define CONFIG_ENV_SIZE		0x20000
#define CONFIG_ENV_SECT_SIZE	0x20000