forked from rrcarlosr/Jetpack
534 lines
23 KiB
C
534 lines
23 KiB
C
|
/*
|
||
|
|
* Copyright (c) 2008 Nuovation System Designs, LLC
|
||
|
|
* Grant Erickson <gerickson@nuovations.com>
|
||
|
|
*
|
||
|
|
* (C) Copyright 2007
|
||
|
|
* Stefan Roese, DENX Software Engineering, sr@denx.de.
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: GPL-2.0+
|
||
|
|
*/
|
||
|
|
|
||
|
|
/************************************************************************
|
||
|
|
* kilauea.h - configuration for AMCC Kilauea (405EX)
|
||
|
|
***********************************************************************/
|
||
|
|
|
||
|
|
#ifndef __CONFIG_H
|
||
|
|
#define __CONFIG_H
|
||
|
|
|
||
|
|
/*-----------------------------------------------------------------------
|
||
|
|
* High Level Configuration Options
|
||
|
|
*----------------------------------------------------------------------*/
|
||
|
|
#define CONFIG_KILAUEA 1 /* Board is Kilauea */
|
||
|
|
#define CONFIG_405EX 1 /* Specifc 405EX support*/
|
||
|
|
#define CONFIG_SYS_CLK_FREQ 33333333 /* ext frequency to pll */
|
||
|
|
|
||
|
|
#ifndef CONFIG_SYS_TEXT_BASE
|
||
|
|
#define CONFIG_SYS_TEXT_BASE 0xFFFA0000
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/*
|
||
|
|
* CHIP_21 errata - you must set this to match your exact CPU, else your
|
||
|
|
* board will not boot. DO NOT enable this unless you have JTAG available
|
||
|
|
* for recovery, in the event you get it wrong.
|
||
|
|
*
|
||
|
|
* Kilauea uses the 405EX, while Haleakala uses the 405EXr. Either board
|
||
|
|
* may be equipped for security or not. You must look at the CPU part
|
||
|
|
* number to be sure what you have.
|
||
|
|
*/
|
||
|
|
/* #define CONFIG_SYS_4xx_CHIP_21_405EX_NO_SECURITY */
|
||
|
|
/* #define CONFIG_SYS_4xx_CHIP_21_405EX_SECURITY */
|
||
|
|
/* #define CONFIG_SYS_4xx_CHIP_21_405EXr_NO_SECURITY */
|
||
|
|
/* #define CONFIG_SYS_4xx_CHIP_21_405EXr_SECURITY */
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Include common defines/options for all AMCC eval boards
|
||
|
|
*/
|
||
|
|
#define CONFIG_HOSTNAME kilauea
|
||
|
|
#include "amcc-common.h"
|
||
|
|
|
||
|
|
#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */
|
||
|
|
#define CONFIG_MISC_INIT_R 1 /* Call misc_init_r */
|
||
|
|
#define CONFIG_BOARD_TYPES
|
||
|
|
#define CONFIG_BOARD_EMAC_COUNT
|
||
|
|
|
||
|
|
/*-----------------------------------------------------------------------
|
||
|
|
* Base addresses -- Note these are effective addresses where the
|
||
|
|
* actual resources get mapped (not physical addresses)
|
||
|
|
*----------------------------------------------------------------------*/
|
||
|
|
#define CONFIG_SYS_FLASH_BASE 0xFC000000
|
||
|
|
#define CONFIG_SYS_NAND_ADDR 0xF8000000
|
||
|
|
#define CONFIG_SYS_FPGA_BASE 0xF0000000
|
||
|
|
|
||
|
|
/*-----------------------------------------------------------------------
|
||
|
|
* Initial RAM & Stack Pointer Configuration Options
|
||
|
|
*
|
||
|
|
* There are traditionally three options for the primordial
|
||
|
|
* (i.e. initial) stack usage on the 405-series:
|
||
|
|
*
|
||
|
|
* 1) On-chip Memory (OCM) (i.e. SRAM)
|
||
|
|
* 2) Data cache
|
||
|
|
* 3) SDRAM
|
||
|
|
*
|
||
|
|
* For the 405EX(r), there is no OCM, so we are left with (2) or (3)
|
||
|
|
* the latter of which is less than desireable since it requires
|
||
|
|
* setting up the SDRAM and ECC in assembly code.
|
||
|
|
*
|
||
|
|
* To use (2), define 'CONFIG_SYS_INIT_DCACHE_CS' to be an unused chip
|
||
|
|
* select on the External Bus Controller (EBC) and then select a
|
||
|
|
* value for 'CONFIG_SYS_INIT_RAM_ADDR' outside of the range of valid,
|
||
|
|
* physical SDRAM. Otherwise, undefine 'CONFIG_SYS_INIT_DCACHE_CS' and
|
||
|
|
* select a value for 'CONFIG_SYS_INIT_RAM_ADDR' within the range of valid,
|
||
|
|
* physical SDRAM to use (3).
|
||
|
|
*-----------------------------------------------------------------------*/
|
||
|
|
|
||
|
|
#define CONFIG_SYS_INIT_DCACHE_CS 4
|
||
|
|
|
||
|
|
#if defined(CONFIG_SYS_INIT_DCACHE_CS)
|
||
|
|
#define CONFIG_SYS_INIT_RAM_ADDR (CONFIG_SYS_SDRAM_BASE + ( 1 << 30)) /* 1 GiB */
|
||
|
|
#else
|
||
|
|
#define CONFIG_SYS_INIT_RAM_ADDR (CONFIG_SYS_SDRAM_BASE + (32 << 20)) /* 32 MiB */
|
||
|
|
#endif /* defined(CONFIG_SYS_INIT_DCACHE_CS) */
|
||
|
|
|
||
|
|
#define CONFIG_SYS_INIT_RAM_SIZE (4 << 10) /* 4 KiB */
|
||
|
|
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* If the data cache is being used for the primordial stack and global
|
||
|
|
* data area, the POST word must be placed somewhere else. The General
|
||
|
|
* Purpose Timer (GPT) is unused by u-boot and the kernel and preserves
|
||
|
|
* its compare and mask register contents across reset, so it is used
|
||
|
|
* for the POST word.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#if defined(CONFIG_SYS_INIT_DCACHE_CS)
|
||
|
|
# define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
|
||
|
|
# define CONFIG_SYS_POST_WORD_ADDR (CONFIG_SYS_PERIPHERAL_BASE + GPT0_COMP6)
|
||
|
|
#else
|
||
|
|
# define CONFIG_SYS_INIT_EXTRA_SIZE 16
|
||
|
|
# define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET - CONFIG_SYS_INIT_EXTRA_SIZE)
|
||
|
|
# define CONFIG_SYS_OCM_DATA_ADDR CONFIG_SYS_INIT_RAM_ADDR
|
||
|
|
#endif /* defined(CONFIG_SYS_INIT_DCACHE_CS) */
|
||
|
|
|
||
|
|
/*-----------------------------------------------------------------------
|
||
|
|
* Serial Port
|
||
|
|
*----------------------------------------------------------------------*/
|
||
|
|
#define CONFIG_SYS_EXT_SERIAL_CLOCK 11059200 /* ext. 11.059MHz clk */
|
||
|
|
#define CONFIG_CONS_INDEX 1 /* Use UART0 */
|
||
|
|
|
||
|
|
/*-----------------------------------------------------------------------
|
||
|
|
* Environment
|
||
|
|
*----------------------------------------------------------------------*/
|
||
|
|
#define CONFIG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */
|
||
|
|
|
||
|
|
/*-----------------------------------------------------------------------
|
||
|
|
* FLASH related
|
||
|
|
*----------------------------------------------------------------------*/
|
||
|
|
#define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */
|
||
|
|
#define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */
|
||
|
|
|
||
|
|
#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE}
|
||
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
|
||
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
|
||
|
|
|
||
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
|
||
|
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
|
||
|
|
|
||
|
|
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
|
||
|
|
#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
|
||
|
|
|
||
|
|
#ifdef CONFIG_ENV_IS_IN_FLASH
|
||
|
|
#define CONFIG_ENV_SECT_SIZE 0x20000 /* size of one complete sector */
|
||
|
|
#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE-CONFIG_ENV_SECT_SIZE)
|
||
|
|
#define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
|
||
|
|
|
||
|
|
/* Address and size of Redundant Environment Sector */
|
||
|
|
#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE)
|
||
|
|
#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
|
||
|
|
#endif /* CONFIG_ENV_IS_IN_FLASH */
|
||
|
|
|
||
|
|
/*-----------------------------------------------------------------------
|
||
|
|
* NAND FLASH
|
||
|
|
*----------------------------------------------------------------------*/
|
||
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
||
|
|
#define CONFIG_SYS_NAND_BASE (CONFIG_SYS_NAND_ADDR + CONFIG_SYS_NAND_CS)
|
||
|
|
#define CONFIG_SYS_NAND_SELECT_DEVICE 1 /* nand driver supports mutipl. chips */
|
||
|
|
|
||
|
|
/*-----------------------------------------------------------------------
|
||
|
|
* DDR SDRAM
|
||
|
|
*----------------------------------------------------------------------*/
|
||
|
|
#define CONFIG_SYS_MBYTES_SDRAM (256) /* 256MB */
|
||
|
|
|
||
|
|
/*
|
||
|
|
* CONFIG_PPC4xx_DDR_AUTOCALIBRATION
|
||
|
|
*
|
||
|
|
* Note: DDR Autocalibration Method_A scans the full range of possible PPC4xx
|
||
|
|
* SDRAM Controller DDR autocalibration values and takes a lot longer
|
||
|
|
* to run than Method_B.
|
||
|
|
* (See the Method_A and Method_B algorithm discription in the file:
|
||
|
|
* arch/powerpc/cpu/ppc4xx/4xx_ibm_ddr2_autocalib.c)
|
||
|
|
* Define CONFIG_PPC4xx_DDR_METHOD_A to use DDR autocalibration Method_A
|
||
|
|
*
|
||
|
|
* DDR Autocalibration Method_B is the default.
|
||
|
|
*/
|
||
|
|
#define CONFIG_PPC4xx_DDR_AUTOCALIBRATION /* IBM DDR autocalibration */
|
||
|
|
#define DEBUG_PPC4xx_DDR_AUTOCALIBRATION /* dynamic DDR autocal debug */
|
||
|
|
#undef CONFIG_PPC4xx_DDR_METHOD_A
|
||
|
|
|
||
|
|
#define CONFIG_SYS_SDRAM0_MB0CF_BASE (( 0 << 20) + CONFIG_SYS_SDRAM_BASE)
|
||
|
|
|
||
|
|
/* DDR1/2 SDRAM Device Control Register Data Values */
|
||
|
|
#define CONFIG_SYS_SDRAM0_MB0CF ((CONFIG_SYS_SDRAM0_MB0CF_BASE >> 3) | \
|
||
|
|
SDRAM_RXBAS_SDSZ_256MB | \
|
||
|
|
SDRAM_RXBAS_SDAM_MODE7 | \
|
||
|
|
SDRAM_RXBAS_SDBE_ENABLE)
|
||
|
|
#define CONFIG_SYS_SDRAM0_MB1CF SDRAM_RXBAS_SDBE_DISABLE
|
||
|
|
#define CONFIG_SYS_SDRAM0_MB2CF SDRAM_RXBAS_SDBE_DISABLE
|
||
|
|
#define CONFIG_SYS_SDRAM0_MB3CF SDRAM_RXBAS_SDBE_DISABLE
|
||
|
|
#define CONFIG_SYS_SDRAM0_MCOPT1 (SDRAM_MCOPT1_PMU_OPEN | \
|
||
|
|
SDRAM_MCOPT1_8_BANKS | \
|
||
|
|
SDRAM_MCOPT1_DDR2_TYPE | \
|
||
|
|
SDRAM_MCOPT1_QDEP | \
|
||
|
|
SDRAM_MCOPT1_DCOO_DISABLED)
|
||
|
|
#define CONFIG_SYS_SDRAM0_MCOPT2 0x00000000
|
||
|
|
#define CONFIG_SYS_SDRAM0_MODT0 (SDRAM_MODT_EB0W_ENABLE | \
|
||
|
|
SDRAM_MODT_EB0R_ENABLE)
|
||
|
|
#define CONFIG_SYS_SDRAM0_MODT1 0x00000000
|
||
|
|
#define CONFIG_SYS_SDRAM0_CODT (SDRAM_CODT_RK0R_ON | \
|
||
|
|
SDRAM_CODT_CKLZ_36OHM | \
|
||
|
|
SDRAM_CODT_DQS_1_8_V_DDR2 | \
|
||
|
|
SDRAM_CODT_IO_NMODE)
|
||
|
|
#define CONFIG_SYS_SDRAM0_RTR SDRAM_RTR_RINT_ENCODE(1560)
|
||
|
|
#define CONFIG_SYS_SDRAM0_INITPLR0 (SDRAM_INITPLR_ENABLE | \
|
||
|
|
SDRAM_INITPLR_IMWT_ENCODE(80) | \
|
||
|
|
SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_NOP))
|
||
|
|
#define CONFIG_SYS_SDRAM0_INITPLR1 (SDRAM_INITPLR_ENABLE | \
|
||
|
|
SDRAM_INITPLR_IMWT_ENCODE(3) | \
|
||
|
|
SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_PRECHARGE) | \
|
||
|
|
SDRAM_INITPLR_IBA_ENCODE(JEDEC_BA_MR) | \
|
||
|
|
SDRAM_INITPLR_IMA_ENCODE(JEDEC_MA_PRECHARGE_ALL))
|
||
|
|
#define CONFIG_SYS_SDRAM0_INITPLR2 (SDRAM_INITPLR_ENABLE | \
|
||
|
|
SDRAM_INITPLR_IMWT_ENCODE(2) | \
|
||
|
|
SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_EMR) | \
|
||
|
|
SDRAM_INITPLR_IBA_ENCODE(JEDEC_BA_EMR2) | \
|
||
|
|
SDRAM_INITPLR_IMA_ENCODE(JEDEC_MA_EMR2_TEMP_COMMERCIAL))
|
||
|
|
#define CONFIG_SYS_SDRAM0_INITPLR3 (SDRAM_INITPLR_ENABLE | \
|
||
|
|
SDRAM_INITPLR_IMWT_ENCODE(2) | \
|
||
|
|
SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_EMR) | \
|
||
|
|
SDRAM_INITPLR_IBA_ENCODE(JEDEC_BA_EMR3) | \
|
||
|
|
SDRAM_INITPLR_IMA_ENCODE(0))
|
||
|
|
#define CONFIG_SYS_SDRAM0_INITPLR4 (SDRAM_INITPLR_ENABLE | \
|
||
|
|
SDRAM_INITPLR_IMWT_ENCODE(2) | \
|
||
|
|
SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_EMR) | \
|
||
|
|
SDRAM_INITPLR_IBA_ENCODE(JEDEC_BA_EMR) | \
|
||
|
|
SDRAM_INITPLR_IMA_ENCODE(JEDEC_MA_EMR_DQS_DISABLE | \
|
||
|
|
JEDEC_MA_EMR_RTT_75OHM))
|
||
|
|
#define CONFIG_SYS_SDRAM0_INITPLR5 (SDRAM_INITPLR_ENABLE | \
|
||
|
|
SDRAM_INITPLR_IMWT_ENCODE(2) | \
|
||
|
|
SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_EMR) | \
|
||
|
|
SDRAM_INITPLR_IBA_ENCODE(JEDEC_BA_MR) | \
|
||
|
|
SDRAM_INITPLR_IMA_ENCODE(JEDEC_MA_MR_WR_DDR2_3_CYC | \
|
||
|
|
JEDEC_MA_MR_CL_DDR2_4_0_CLK | \
|
||
|
|
JEDEC_MA_MR_BLEN_4 | \
|
||
|
|
JEDEC_MA_MR_DLL_RESET))
|
||
|
|
#define CONFIG_SYS_SDRAM0_INITPLR6 (SDRAM_INITPLR_ENABLE | \
|
||
|
|
SDRAM_INITPLR_IMWT_ENCODE(3) | \
|
||
|
|
SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_PRECHARGE) | \
|
||
|
|
SDRAM_INITPLR_IBA_ENCODE(0x0) | \
|
||
|
|
SDRAM_INITPLR_IMA_ENCODE(JEDEC_MA_PRECHARGE_ALL))
|
||
|
|
#define CONFIG_SYS_SDRAM0_INITPLR7 (SDRAM_INITPLR_ENABLE | \
|
||
|
|
SDRAM_INITPLR_IMWT_ENCODE(26) | \
|
||
|
|
SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_REFRESH))
|
||
|
|
#define CONFIG_SYS_SDRAM0_INITPLR8 (SDRAM_INITPLR_ENABLE | \
|
||
|
|
SDRAM_INITPLR_IMWT_ENCODE(26) | \
|
||
|
|
SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_REFRESH))
|
||
|
|
#define CONFIG_SYS_SDRAM0_INITPLR9 (SDRAM_INITPLR_ENABLE | \
|
||
|
|
SDRAM_INITPLR_IMWT_ENCODE(26) | \
|
||
|
|
SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_REFRESH))
|
||
|
|
#define CONFIG_SYS_SDRAM0_INITPLR10 (SDRAM_INITPLR_ENABLE | \
|
||
|
|
SDRAM_INITPLR_IMWT_ENCODE(26) | \
|
||
|
|
SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_REFRESH))
|
||
|
|
#define CONFIG_SYS_SDRAM0_INITPLR11 (SDRAM_INITPLR_ENABLE | \
|
||
|
|
SDRAM_INITPLR_IMWT_ENCODE(2) | \
|
||
|
|
SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_EMR) | \
|
||
|
|
SDRAM_INITPLR_IBA_ENCODE(JEDEC_BA_MR) | \
|
||
|
|
SDRAM_INITPLR_IMA_ENCODE(JEDEC_MA_MR_WR_DDR2_3_CYC | \
|
||
|
|
JEDEC_MA_MR_CL_DDR2_4_0_CLK | \
|
||
|
|
JEDEC_MA_MR_BLEN_4))
|
||
|
|
#define CONFIG_SYS_SDRAM0_INITPLR12 (SDRAM_INITPLR_ENABLE | \
|
||
|
|
SDRAM_INITPLR_IMWT_ENCODE(2) | \
|
||
|
|
SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_EMR) | \
|
||
|
|
SDRAM_INITPLR_IBA_ENCODE(JEDEC_BA_EMR) | \
|
||
|
|
SDRAM_INITPLR_IMA_ENCODE(JEDEC_MA_EMR_OCD_ENTER | \
|
||
|
|
JEDEC_MA_EMR_RDQS_DISABLE | \
|
||
|
|
JEDEC_MA_EMR_DQS_DISABLE | \
|
||
|
|
JEDEC_MA_EMR_RTT_DISABLED | \
|
||
|
|
JEDEC_MA_EMR_ODS_NORMAL))
|
||
|
|
#define CONFIG_SYS_SDRAM0_INITPLR13 (SDRAM_INITPLR_ENABLE | \
|
||
|
|
SDRAM_INITPLR_IMWT_ENCODE(2) | \
|
||
|
|
SDRAM_INITPLR_ICMD_ENCODE(JEDEC_CMD_EMR) | \
|
||
|
|
SDRAM_INITPLR_IBA_ENCODE(JEDEC_BA_EMR) | \
|
||
|
|
SDRAM_INITPLR_IMA_ENCODE(JEDEC_MA_EMR_OCD_EXIT | \
|
||
|
|
JEDEC_MA_EMR_RDQS_DISABLE | \
|
||
|
|
JEDEC_MA_EMR_DQS_DISABLE | \
|
||
|
|
JEDEC_MA_EMR_RTT_DISABLED | \
|
||
|
|
JEDEC_MA_EMR_ODS_NORMAL))
|
||
|
|
#define CONFIG_SYS_SDRAM0_INITPLR14 (SDRAM_INITPLR_DISABLE)
|
||
|
|
#define CONFIG_SYS_SDRAM0_INITPLR15 (SDRAM_INITPLR_DISABLE)
|
||
|
|
#define CONFIG_SYS_SDRAM0_RQDC (SDRAM_RQDC_RQDE_ENABLE | \
|
||
|
|
SDRAM_RQDC_RQFD_ENCODE(56))
|
||
|
|
#define CONFIG_SYS_SDRAM0_RFDC SDRAM_RFDC_RFFD_ENCODE(521)
|
||
|
|
#define CONFIG_SYS_SDRAM0_RDCC (SDRAM_RDCC_RDSS_T2)
|
||
|
|
#define CONFIG_SYS_SDRAM0_DLCR (SDRAM_DLCR_DCLM_AUTO | \
|
||
|
|
SDRAM_DLCR_DLCS_CONT_DONE | \
|
||
|
|
SDRAM_DLCR_DLCV_ENCODE(165))
|
||
|
|
#define CONFIG_SYS_SDRAM0_CLKTR (SDRAM_CLKTR_CLKP_180_DEG_ADV)
|
||
|
|
#define CONFIG_SYS_SDRAM0_WRDTR 0x00000000
|
||
|
|
#define CONFIG_SYS_SDRAM0_SDTR1 (SDRAM_SDTR1_LDOF_2_CLK | \
|
||
|
|
SDRAM_SDTR1_RTW_2_CLK | \
|
||
|
|
SDRAM_SDTR1_RTRO_1_CLK)
|
||
|
|
#define CONFIG_SYS_SDRAM0_SDTR2 (SDRAM_SDTR2_RCD_3_CLK | \
|
||
|
|
SDRAM_SDTR2_WTR_2_CLK | \
|
||
|
|
SDRAM_SDTR2_XSNR_32_CLK | \
|
||
|
|
SDRAM_SDTR2_WPC_4_CLK | \
|
||
|
|
SDRAM_SDTR2_RPC_2_CLK | \
|
||
|
|
SDRAM_SDTR2_RP_3_CLK | \
|
||
|
|
SDRAM_SDTR2_RRD_2_CLK)
|
||
|
|
#define CONFIG_SYS_SDRAM0_SDTR3 (SDRAM_SDTR3_RAS_ENCODE(8) | \
|
||
|
|
SDRAM_SDTR3_RC_ENCODE(11) | \
|
||
|
|
SDRAM_SDTR3_XCS | \
|
||
|
|
SDRAM_SDTR3_RFC_ENCODE(26))
|
||
|
|
#define CONFIG_SYS_SDRAM0_MMODE (SDRAM_MMODE_WR_DDR2_3_CYC | \
|
||
|
|
SDRAM_MMODE_DCL_DDR2_4_0_CLK | \
|
||
|
|
SDRAM_MMODE_BLEN_4)
|
||
|
|
#define CONFIG_SYS_SDRAM0_MEMODE (SDRAM_MEMODE_DQS_DISABLE | \
|
||
|
|
SDRAM_MEMODE_RTT_75OHM)
|
||
|
|
|
||
|
|
/*-----------------------------------------------------------------------
|
||
|
|
* I2C
|
||
|
|
*----------------------------------------------------------------------*/
|
||
|
|
#define CONFIG_SYS_I2C_PPC4XX_SPEED_0 400000
|
||
|
|
|
||
|
|
#define CONFIG_SYS_I2C_EEPROM_ADDR 0x52 /* I2C boot EEPROM (24C02BN) */
|
||
|
|
#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
|
||
|
|
#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
|
||
|
|
#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
|
||
|
|
|
||
|
|
/* I2C bootstrap EEPROM */
|
||
|
|
#define CONFIG_4xx_CONFIG_I2C_EEPROM_ADDR 0x52
|
||
|
|
#define CONFIG_4xx_CONFIG_I2C_EEPROM_OFFSET 0
|
||
|
|
#define CONFIG_4xx_CONFIG_BLOCKSIZE 16
|
||
|
|
|
||
|
|
/* Standard DTT sensor configuration */
|
||
|
|
#define CONFIG_DTT_DS1775 1
|
||
|
|
#define CONFIG_DTT_SENSORS { 0 }
|
||
|
|
#define CONFIG_SYS_I2C_DTT_ADDR 0x48
|
||
|
|
|
||
|
|
/* RTC configuration */
|
||
|
|
#define CONFIG_RTC_DS1338 1
|
||
|
|
#define CONFIG_SYS_I2C_RTC_ADDR 0x68
|
||
|
|
|
||
|
|
/*-----------------------------------------------------------------------
|
||
|
|
* Ethernet
|
||
|
|
*----------------------------------------------------------------------*/
|
||
|
|
#define CONFIG_M88E1111_PHY 1
|
||
|
|
#define CONFIG_IBM_EMAC4_V4 1
|
||
|
|
#define CONFIG_EMAC_PHY_MODE EMAC_PHY_MODE_RGMII_RGMII
|
||
|
|
#define CONFIG_PHY_ADDR 1 /* PHY address, See schematics */
|
||
|
|
|
||
|
|
#define CONFIG_PHY_RESET 1 /* reset phy upon startup */
|
||
|
|
#define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */
|
||
|
|
|
||
|
|
#define CONFIG_HAS_ETH0 1
|
||
|
|
|
||
|
|
#define CONFIG_HAS_ETH1 1 /* add support for "eth1addr" */
|
||
|
|
#define CONFIG_PHY1_ADDR 2
|
||
|
|
|
||
|
|
/* Debug messages for the DDR autocalibration */
|
||
|
|
#define CONFIG_AUTOCALIB "silent\0" /* default is non-verbose */
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Default environment variables
|
||
|
|
*/
|
||
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
||
|
|
CONFIG_AMCC_DEF_ENV \
|
||
|
|
CONFIG_AMCC_DEF_ENV_POWERPC \
|
||
|
|
CONFIG_AMCC_DEF_ENV_PPC_OLD \
|
||
|
|
CONFIG_AMCC_DEF_ENV_NOR_UPD \
|
||
|
|
"logversion=2\0" \
|
||
|
|
"kernel_addr=fc000000\0" \
|
||
|
|
"fdt_addr=fc1e0000\0" \
|
||
|
|
"ramdisk_addr=fc200000\0" \
|
||
|
|
"pciconfighost=1\0" \
|
||
|
|
"pcie_mode=RP:RP\0" \
|
||
|
|
""
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Commands additional to the ones defined in amcc-common.h
|
||
|
|
*/
|
||
|
|
#define CONFIG_CMD_CHIP_CONFIG
|
||
|
|
#define CONFIG_CMD_DATE
|
||
|
|
#define CONFIG_CMD_NAND
|
||
|
|
#define CONFIG_CMD_PCI
|
||
|
|
|
||
|
|
#define CONFIG_SYS_POST_MEMORY_ON CONFIG_SYS_POST_MEMORY
|
||
|
|
|
||
|
|
/* POST support */
|
||
|
|
#define CONFIG_POST (CONFIG_SYS_POST_CACHE | \
|
||
|
|
CONFIG_SYS_POST_CPU | \
|
||
|
|
CONFIG_SYS_POST_ETHER | \
|
||
|
|
CONFIG_SYS_POST_I2C | \
|
||
|
|
CONFIG_SYS_POST_MEMORY_ON | \
|
||
|
|
CONFIG_SYS_POST_UART)
|
||
|
|
|
||
|
|
/* Define here the base-addresses of the UARTs to test in POST */
|
||
|
|
#define CONFIG_SYS_POST_UART_TABLE { CONFIG_SYS_NS16550_COM1, \
|
||
|
|
CONFIG_SYS_NS16550_COM2 }
|
||
|
|
|
||
|
|
#define CONFIG_LOGBUFFER
|
||
|
|
#define CONFIG_SYS_POST_CACHE_ADDR 0x00800000 /* free virtual address */
|
||
|
|
|
||
|
|
#define CONFIG_SYS_CONSOLE_IS_IN_ENV /* Otherwise it catches logbuffer as output */
|
||
|
|
|
||
|
|
/*-----------------------------------------------------------------------
|
||
|
|
* PCI stuff
|
||
|
|
*----------------------------------------------------------------------*/
|
||
|
|
#define CONFIG_PCI /* include pci support */
|
||
|
|
#define CONFIG_PCI_INDIRECT_BRIDGE /* indirect PCI bridge support */
|
||
|
|
#define CONFIG_PCI_PNP 1 /* do pci plug-and-play */
|
||
|
|
#define CONFIG_PCI_SCAN_SHOW 1 /* show pci devices on startup */
|
||
|
|
#define CONFIG_PCI_CONFIG_HOST_BRIDGE
|
||
|
|
|
||
|
|
/*-----------------------------------------------------------------------
|
||
|
|
* PCIe stuff
|
||
|
|
*----------------------------------------------------------------------*/
|
||
|
|
#define CONFIG_SYS_PCIE_MEMBASE 0x90000000 /* mapped PCIe memory */
|
||
|
|
#define CONFIG_SYS_PCIE_MEMSIZE 0x08000000 /* 128 Meg, smallest incr per port */
|
||
|
|
|
||
|
|
#define CONFIG_SYS_PCIE0_CFGBASE 0xa0000000 /* remote access */
|
||
|
|
#define CONFIG_SYS_PCIE0_XCFGBASE 0xb0000000 /* local access */
|
||
|
|
#define CONFIG_SYS_PCIE0_CFGMASK 0xe0000001 /* 512 Meg */
|
||
|
|
|
||
|
|
#define CONFIG_SYS_PCIE1_CFGBASE 0xc0000000 /* remote access */
|
||
|
|
#define CONFIG_SYS_PCIE1_XCFGBASE 0xd0000000 /* local access */
|
||
|
|
#define CONFIG_SYS_PCIE1_CFGMASK 0xe0000001 /* 512 Meg */
|
||
|
|
|
||
|
|
#define CONFIG_SYS_PCIE0_UTLBASE 0xef502000
|
||
|
|
#define CONFIG_SYS_PCIE1_UTLBASE 0xef503000
|
||
|
|
|
||
|
|
/* base address of inbound PCIe window */
|
||
|
|
#define CONFIG_SYS_PCIE_INBOUND_BASE 0x0000000000000000ULL
|
||
|
|
|
||
|
|
/*-----------------------------------------------------------------------
|
||
|
|
* External Bus Controller (EBC) Setup
|
||
|
|
*----------------------------------------------------------------------*/
|
||
|
|
#define CONFIG_SYS_NAND_CS 1 /* NAND chip connected to CSx */
|
||
|
|
|
||
|
|
/* Memory Bank 0 (NOR-FLASH) initialization */
|
||
|
|
#define CONFIG_SYS_EBC_PB0AP 0x05806500
|
||
|
|
#define CONFIG_SYS_EBC_PB0CR 0xFC0DA000 /* BAS=0xFC0,BS=64MB,BU=R/W,BW=16bit*/
|
||
|
|
|
||
|
|
/* Memory Bank 1 (NAND-FLASH) initialization */
|
||
|
|
#define CONFIG_SYS_EBC_PB1AP 0x018003c0
|
||
|
|
#define CONFIG_SYS_EBC_PB1CR (CONFIG_SYS_NAND_ADDR | 0x1e000)
|
||
|
|
|
||
|
|
/* Memory Bank 2 (FPGA) initialization */
|
||
|
|
#define CONFIG_SYS_EBC_PB2AP (EBC_BXAP_BME_ENABLED | \
|
||
|
|
EBC_BXAP_FWT_ENCODE(6) | \
|
||
|
|
EBC_BXAP_BWT_ENCODE(1) | \
|
||
|
|
EBC_BXAP_BCE_DISABLE | \
|
||
|
|
EBC_BXAP_BCT_2TRANS | \
|
||
|
|
EBC_BXAP_CSN_ENCODE(0) | \
|
||
|
|
EBC_BXAP_OEN_ENCODE(0) | \
|
||
|
|
EBC_BXAP_WBN_ENCODE(3) | \
|
||
|
|
EBC_BXAP_WBF_ENCODE(1) | \
|
||
|
|
EBC_BXAP_TH_ENCODE(4) | \
|
||
|
|
EBC_BXAP_RE_DISABLED | \
|
||
|
|
EBC_BXAP_SOR_DELAYED | \
|
||
|
|
EBC_BXAP_BEM_WRITEONLY | \
|
||
|
|
EBC_BXAP_PEN_DISABLED)
|
||
|
|
#define CONFIG_SYS_EBC_PB2CR (CONFIG_SYS_FPGA_BASE | 0x18000)
|
||
|
|
|
||
|
|
#define CONFIG_SYS_EBC_CFG 0x7FC00000 /* EBC0_CFG */
|
||
|
|
|
||
|
|
/*-----------------------------------------------------------------------
|
||
|
|
* GPIO Setup
|
||
|
|
*----------------------------------------------------------------------*/
|
||
|
|
#define CONFIG_SYS_4xx_GPIO_TABLE { /* Out GPIO Alternate1 Alternate2 Alternate3 */ \
|
||
|
|
{ \
|
||
|
|
/* GPIO Core 0 */ \
|
||
|
|
{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, /* GPIO0 EBC_DATA_PAR(0) */ \
|
||
|
|
{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, /* GPIO1 EBC_DATA_PAR(1) */ \
|
||
|
|
{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, /* GPIO2 EBC_DATA_PAR(2) */ \
|
||
|
|
{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, /* GPIO3 EBC_DATA_PAR(3) */ \
|
||
|
|
{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, /* GPIO4 EBC_DATA(20) USB2_DATA(4) */ \
|
||
|
|
{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, /* GPIO5 EBC_DATA(21) USB2_DATA(5) */ \
|
||
|
|
{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, /* GPIO6 EBC_DATA(22) USB2_DATA(6) */ \
|
||
|
|
{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, /* GPIO7 EBC_DATA(23) USB2_DATA(7) */ \
|
||
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO8 CS(1)/NFCE(1) IRQ(7) */ \
|
||
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO9 CS(2)/NFCE(2) IRQ(8) */ \
|
||
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO10 CS(3)/NFCE(3) IRQ(9) */ \
|
||
|
|
{GPIO0_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_0}, /* GPIO11 IRQ(6) */ \
|
||
|
|
{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, /* GPIO12 EBC_DATA(16) USB2_DATA(0) */ \
|
||
|
|
{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, /* GPIO13 EBC_DATA(17) USB2_DATA(1) */ \
|
||
|
|
{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, /* GPIO14 EBC_DATA(18) USB2_DATA(2) */ \
|
||
|
|
{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, /* GPIO15 EBC_DATA(19) USB2_DATA(3) */ \
|
||
|
|
{GPIO0_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_0}, /* GPIO16 UART0_DCD UART1_CTS */ \
|
||
|
|
{GPIO0_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_0}, /* GPIO17 UART0_DSR UART1_RTS */ \
|
||
|
|
{GPIO0_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_0}, /* GPIO18 UART0_CTS */ \
|
||
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO19 UART0_RTS */ \
|
||
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_0}, /* GPIO20 UART0_DTR UART1_TX */ \
|
||
|
|
{GPIO0_BASE, GPIO_IN, GPIO_ALT2, GPIO_OUT_0}, /* GPIO21 UART0_RI UART1_RX */ \
|
||
|
|
{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, /* GPIO22 EBC_HOLD_REQ DMA_ACK2 */ \
|
||
|
|
{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, /* GPIO23 EBC_HOLD_ACK DMA_REQ2 */ \
|
||
|
|
{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, /* GPIO24 EBC_EXT_REQ DMA_EOT2 IRQ(4) */ \
|
||
|
|
{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, /* GPIO25 EBC_EXT_ACK DMA_ACK3 IRQ(3) */ \
|
||
|
|
{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO26 EBC_ADDR(5) DMA_EOT0 TS(3) */ \
|
||
|
|
{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, /* GPIO27 EBC_BUS_REQ DMA_EOT3 IRQ(5) */ \
|
||
|
|
{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, /* GPIO28 */ \
|
||
|
|
{GPIO0_BASE, GPIO_IN, GPIO_ALT2, GPIO_OUT_0}, /* GPIO29 DMA_EOT1 IRQ(2) */ \
|
||
|
|
{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, /* GPIO30 DMA_REQ1 IRQ(1) */ \
|
||
|
|
{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, /* GPIO31 DMA_ACK1 IRQ(0) */ \
|
||
|
|
} \
|
||
|
|
}
|
||
|
|
|
||
|
|
/*-----------------------------------------------------------------------
|
||
|
|
* Some Kilauea stuff..., mainly fpga registers
|
||
|
|
*/
|
||
|
|
#define CONFIG_SYS_FPGA_REG_BASE CONFIG_SYS_FPGA_BASE
|
||
|
|
#define CONFIG_SYS_FPGA_FIFO_BASE (CONFIG_SYS_FPGA_BASE | (1 << 10))
|
||
|
|
|
||
|
|
/* interrupt */
|
||
|
|
#define CONFIG_SYS_FPGA_SLIC0_R_DPRAM_INT 0x80000000
|
||
|
|
#define CONFIG_SYS_FPGA_SLIC0_W_DPRAM_INT 0x40000000
|
||
|
|
#define CONFIG_SYS_FPGA_SLIC1_R_DPRAM_INT 0x20000000
|
||
|
|
#define CONFIG_SYS_FPGA_SLIC1_W_DPRAM_INT 0x10000000
|
||
|
|
#define CONFIG_SYS_FPGA_PHY0_INT 0x08000000
|
||
|
|
#define CONFIG_SYS_FPGA_PHY1_INT 0x04000000
|
||
|
|
#define CONFIG_SYS_FPGA_SLIC0_INT 0x02000000
|
||
|
|
#define CONFIG_SYS_FPGA_SLIC1_INT 0x01000000
|
||
|
|
|
||
|
|
/* DPRAM setting */
|
||
|
|
/* 00: 32B; 01: 64B; 10: 128B; 11: 256B */
|
||
|
|
#define CONFIG_SYS_FPGA_DPRAM_R_INT_LINE 0x00400000 /* 64 B */
|
||
|
|
#define CONFIG_SYS_FPGA_DPRAM_W_INT_LINE 0x00100000 /* 64 B */
|
||
|
|
#define CONFIG_SYS_FPGA_DPRAM_RW_TYPE 0x00080000
|
||
|
|
#define CONFIG_SYS_FPGA_DPRAM_RST 0x00040000
|
||
|
|
#define CONFIG_SYS_FPGA_UART0_FO 0x00020000
|
||
|
|
#define CONFIG_SYS_FPGA_UART1_FO 0x00010000
|
||
|
|
|
||
|
|
/* loopback */
|
||
|
|
#define CONFIG_SYS_FPGA_CHIPSIDE_LOOPBACK 0x00004000
|
||
|
|
#define CONFIG_SYS_FPGA_LINESIDE_LOOPBACK 0x00008000
|
||
|
|
#define CONFIG_SYS_FPGA_SLIC0_ENABLE 0x00002000
|
||
|
|
#define CONFIG_SYS_FPGA_SLIC1_ENABLE 0x00001000
|
||
|
|
#define CONFIG_SYS_FPGA_SLIC0_CS 0x00000800
|
||
|
|
#define CONFIG_SYS_FPGA_SLIC1_CS 0x00000400
|
||
|
|
#define CONFIG_SYS_FPGA_USER_LED0 0x00000200
|
||
|
|
#define CONFIG_SYS_FPGA_USER_LED1 0x00000100
|
||
|
|
|
||
|
|
#define CONFIG_SYS_FPGA_MAGIC_MASK 0xffff0000
|
||
|
|
#define CONFIG_SYS_FPGA_MAGIC 0xabcd0000
|
||
|
|
#define CONFIG_SYS_FPGA_VER_MASK 0x0000ff00
|
||
|
|
|
||
|
|
#endif /* __CONFIG_H */
|