forked from rrcarlosr/Jetpack
134 lines
3.5 KiB
C
134 lines
3.5 KiB
C
|
/*
|
||
|
|
* U-Boot - Configuration file for BF527 AD7160-EVAL board
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __CONFIG_BF527_AD7160_EVAL_H__
|
||
|
|
#define __CONFIG_BF527_AD7160_EVAL_H__
|
||
|
|
|
||
|
|
#include <asm/config-pre.h>
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Processor Settings
|
||
|
|
*/
|
||
|
|
#define CONFIG_BFIN_CPU bf527-0.2
|
||
|
|
#define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_SPI_MASTER
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Clock Settings
|
||
|
|
* CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
|
||
|
|
* SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
|
||
|
|
*/
|
||
|
|
/* CONFIG_CLKIN_HZ is any value in Hz */
|
||
|
|
#define CONFIG_CLKIN_HZ 24000000
|
||
|
|
/* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
|
||
|
|
/* 1 = CLKIN / 2 */
|
||
|
|
#define CONFIG_CLKIN_HALF 0
|
||
|
|
/* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
|
||
|
|
/* 1 = bypass PLL */
|
||
|
|
#define CONFIG_PLL_BYPASS 0
|
||
|
|
/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
|
||
|
|
/* Values can range from 0-63 (where 0 means 64) */
|
||
|
|
#define CONFIG_VCO_MULT 25
|
||
|
|
/* CCLK_DIV controls the core clock divider */
|
||
|
|
/* Values can be 1, 2, 4, or 8 ONLY */
|
||
|
|
#define CONFIG_CCLK_DIV 1
|
||
|
|
/* SCLK_DIV controls the system clock divider */
|
||
|
|
/* Values can range from 1-15 */
|
||
|
|
#define CONFIG_SCLK_DIV 5
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Memory Settings
|
||
|
|
*/
|
||
|
|
#define CONFIG_MEM_ADD_WDTH 10
|
||
|
|
#define CONFIG_MEM_SIZE 64
|
||
|
|
|
||
|
|
#define CONFIG_EBIU_SDRRC_VAL 0x03F6
|
||
|
|
#define CONFIG_EBIU_SDGCTL_VAL (SCTLE | CL_3 | PASR_ALL | TRAS_6 | TRP_3 | TRCD_3 | TWR_2 | PSS)
|
||
|
|
|
||
|
|
#define CONFIG_EBIU_AMGCTL_VAL (AMCKEN | AMBEN_ALL)
|
||
|
|
#define CONFIG_EBIU_AMBCTL0_VAL (B1WAT_15 | B1RAT_15 | B1HT_3 | B1RDYPOL | B0WAT_15 | B0RAT_15 | B0HT_3 | B0RDYPOL)
|
||
|
|
#define CONFIG_EBIU_AMBCTL1_VAL (B3WAT_15 | B3RAT_15 | B3HT_3 | B3RDYPOL | B2WAT_15 | B2RAT_15 | B2HT_3 | B2RDYPOL)
|
||
|
|
|
||
|
|
#define CONFIG_SYS_MONITOR_LEN (768 * 1024)
|
||
|
|
#define CONFIG_SYS_MALLOC_LEN (640 * 1024)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* NAND Settings
|
||
|
|
* (can't be used same time as ethernet)
|
||
|
|
*/
|
||
|
|
#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_NAND)
|
||
|
|
# define CONFIG_BFIN_NFC
|
||
|
|
# define CONFIG_BFIN_NFC_BOOTROM_ECC
|
||
|
|
#endif
|
||
|
|
#ifdef CONFIG_BFIN_NFC
|
||
|
|
#define CONFIG_BFIN_NFC_CTL_VAL 0x0033
|
||
|
|
#define CONFIG_DRIVER_NAND_BFIN
|
||
|
|
#define CONFIG_SYS_NAND_BASE 0 /* not actually used */
|
||
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Flash Settings
|
||
|
|
*/
|
||
|
|
#define CONFIG_FLASH_CFI_DRIVER
|
||
|
|
#define CONFIG_SYS_FLASH_BASE 0x20000000
|
||
|
|
#define CONFIG_SYS_FLASH_CFI
|
||
|
|
#define CONFIG_SYS_FLASH_PROTECTION
|
||
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
||
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 259
|
||
|
|
|
||
|
|
/*
|
||
|
|
* SPI Settings
|
||
|
|
*/
|
||
|
|
#define CONFIG_BFIN_SPI
|
||
|
|
#define CONFIG_ENV_SPI_MAX_HZ 30000000
|
||
|
|
#define CONFIG_SF_DEFAULT_SPEED 30000000
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Env Storage Settings
|
||
|
|
*/
|
||
|
|
#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_SPI_MASTER)
|
||
|
|
#define CONFIG_ENV_IS_IN_SPI_FLASH
|
||
|
|
#define CONFIG_ENV_OFFSET 0x10000
|
||
|
|
#define CONFIG_ENV_SIZE 0x2000
|
||
|
|
#define CONFIG_ENV_SECT_SIZE 0x10000
|
||
|
|
#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
|
||
|
|
#elif (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_NAND)
|
||
|
|
#define CONFIG_ENV_IS_IN_NAND
|
||
|
|
#define CONFIG_ENV_OFFSET 0x40000
|
||
|
|
#define CONFIG_ENV_SIZE 0x20000
|
||
|
|
#else
|
||
|
|
#define CONFIG_ENV_IS_IN_FLASH
|
||
|
|
#define CONFIG_ENV_OFFSET 0x4000
|
||
|
|
#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_ENV_OFFSET)
|
||
|
|
#define CONFIG_ENV_SIZE 0x2000
|
||
|
|
#define CONFIG_ENV_SECT_SIZE 0x2000
|
||
|
|
#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/*
|
||
|
|
* I2C Settings
|
||
|
|
*/
|
||
|
|
#define CONFIG_SYS_I2C
|
||
|
|
#define CONFIG_SYS_I2C_ADI
|
||
|
|
|
||
|
|
/*
|
||
|
|
* SPI_MMC Settings
|
||
|
|
*/
|
||
|
|
#define CONFIG_MMC
|
||
|
|
#define CONFIG_GENERIC_MMC
|
||
|
|
#define CONFIG_MMC_SPI
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Misc Settings
|
||
|
|
*/
|
||
|
|
#define CONFIG_MISC_INIT_R
|
||
|
|
#define CONFIG_UART_CONSOLE 0
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Pull in common ADI header for remaining command/environment setup
|
||
|
|
*/
|
||
|
|
#include <configs/bfin_adi_common.h>
|
||
|
|
|
||
|
|
#endif
|