forked from rrcarlosr/Jetpack
130 lines
3.7 KiB
C
130 lines
3.7 KiB
C
|
/*
|
||
|
* Configuation settings for the bonito board
|
||
|
*
|
||
|
* Copyright (C) 2012 Renesas Solutions Corp.
|
||
|
*
|
||
|
* SPDX-License-Identifier: GPL-2.0+
|
||
|
*/
|
||
|
|
||
|
#ifndef __ARMADILLO_800EVA_H
|
||
|
#define __ARMADILLO_800EVA_H
|
||
|
|
||
|
#undef DEBUG
|
||
|
#define CONFIG_R8A7740
|
||
|
#define CONFIG_RMOBILE_BOARD_STRING "Armadillo-800EVA Board\n"
|
||
|
#define CONFIG_SH_GPIO_PFC
|
||
|
|
||
|
#include <asm/arch/rmobile.h>
|
||
|
|
||
|
#define CONFIG_CMD_DFL
|
||
|
#define CONFIG_CMD_SDRAM
|
||
|
|
||
|
#define BOARD_LATE_INIT
|
||
|
|
||
|
#define CONFIG_BAUDRATE 115200
|
||
|
#define CONFIG_BOOTARGS ""
|
||
|
|
||
|
#define CONFIG_VERSION_VARIABLE
|
||
|
#undef CONFIG_SHOW_BOOT_PROGRESS
|
||
|
|
||
|
#define CONFIG_ARCH_CPU_INIT
|
||
|
#define CONFIG_DISPLAY_CPUINFO
|
||
|
#define CONFIG_DISPLAY_BOARDINFO
|
||
|
#define CONFIG_BOARD_EARLY_INIT_F
|
||
|
#define CONFIG_USE_ARCH_MEMSET
|
||
|
#define CONFIG_USE_ARCH_MEMCPY
|
||
|
#define CONFIG_TMU_TIMER
|
||
|
#define CONFIG_SYS_DCACHE_OFF
|
||
|
|
||
|
/* STACK */
|
||
|
#define CONFIG_SYS_INIT_SP_ADDR 0xE8083000
|
||
|
#define STACK_AREA_SIZE 0xC000
|
||
|
#define LOW_LEVEL_MERAM_STACK \
|
||
|
(CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
|
||
|
|
||
|
/* MEMORY */
|
||
|
#define ARMADILLO_800EVA_SDRAM_BASE 0x40000000
|
||
|
#define ARMADILLO_800EVA_SDRAM_SIZE (512 * 1024 * 1024)
|
||
|
|
||
|
#define CONFIG_SYS_LONGHELP
|
||
|
#define CONFIG_SYS_CBSIZE 256
|
||
|
#define CONFIG_SYS_PBSIZE 256
|
||
|
#define CONFIG_SYS_MAXARGS 16
|
||
|
#define CONFIG_SYS_BARGSIZE 512
|
||
|
#define CONFIG_SYS_BAUDRATE_TABLE { 115200 }
|
||
|
|
||
|
/* SCIF */
|
||
|
#define CONFIG_SCIF_CONSOLE
|
||
|
#define CONFIG_CONS_SCIF1
|
||
|
#define SCIF0_BASE 0xe6c40000
|
||
|
#define SCIF1_BASE 0xe6c50000
|
||
|
#define SCIF2_BASE 0xe6c60000
|
||
|
#define SCIF4_BASE 0xe6c80000
|
||
|
#define CONFIG_SCIF_A
|
||
|
#undef CONFIG_SYS_CONSOLE_INFO_QUIET
|
||
|
#undef CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
|
||
|
#undef CONFIG_SYS_CONSOLE_ENV_OVERWRITE
|
||
|
|
||
|
#define CONFIG_SYS_MEMTEST_START (ARMADILLO_800EVA_SDRAM_BASE)
|
||
|
#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + \
|
||
|
504 * 1024 * 1024)
|
||
|
#undef CONFIG_SYS_ALT_MEMTEST
|
||
|
#undef CONFIG_SYS_MEMTEST_SCRATCH
|
||
|
#undef CONFIG_SYS_LOADS_BAUD_CHANGE
|
||
|
|
||
|
#define CONFIG_SYS_SDRAM_BASE (ARMADILLO_800EVA_SDRAM_BASE)
|
||
|
#define CONFIG_SYS_SDRAM_SIZE (ARMADILLO_800EVA_SDRAM_SIZE)
|
||
|
#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + \
|
||
|
64 * 1024 * 1024)
|
||
|
#define CONFIG_NR_DRAM_BANKS 1
|
||
|
|
||
|
#define CONFIG_SYS_MONITOR_BASE 0x00000000
|
||
|
#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
|
||
|
#define CONFIG_SYS_MALLOC_LEN (1 * 1024 * 1024)
|
||
|
#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
|
||
|
#define CONFIG_SYS_TEXT_BASE 0xE80C0000
|
||
|
|
||
|
/* FLASH */
|
||
|
#define CONFIG_SYS_NO_FLASH
|
||
|
#define CONFIG_SYS_FLASH_CFI
|
||
|
#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
|
||
|
#define CONFIG_SYS_FLASH_BASE 0x00000000
|
||
|
#define CONFIG_SYS_MAX_FLASH_SECT 512
|
||
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
||
|
#define CONFIG_SYS_FLASH_BANKS_LIST { (CONFIG_SYS_FLASH_BASE) }
|
||
|
|
||
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 3000
|
||
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 3000
|
||
|
#define CONFIG_SYS_FLASH_LOCK_TOUT 3000
|
||
|
#define CONFIG_SYS_FLASH_UNLOCK_TOUT 3000
|
||
|
|
||
|
/* ENV setting */
|
||
|
#define CONFIG_ENV_IS_IN_FLASH
|
||
|
#define CONFIG_ENV_OVERWRITE 1
|
||
|
#define CONFIG_ENV_SECT_SIZE (128 * 1024)
|
||
|
#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + \
|
||
|
CONFIG_SYS_MONITOR_LEN)
|
||
|
#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR)
|
||
|
#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
|
||
|
#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
|
||
|
|
||
|
/* SH Ether */
|
||
|
#define CONFIG_SH_ETHER
|
||
|
#define CONFIG_SH_ETHER_USE_PORT 0
|
||
|
#define CONFIG_SH_ETHER_PHY_ADDR 0x0
|
||
|
#define CONFIG_SH_ETHER_BASE_ADDR 0xe9a00000
|
||
|
#define CONFIG_SH_ETHER_SH7734_MII (0x01)
|
||
|
#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII
|
||
|
#define CONFIG_PHYLIB
|
||
|
#define CONFIG_PHY_SMSC
|
||
|
#define CONFIG_BITBANGMII
|
||
|
#define CONFIG_BITBANGMII_MULTI
|
||
|
|
||
|
/* Board Clock */
|
||
|
#define CONFIG_SYS_CLK_FREQ 50000000
|
||
|
#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
|
||
|
#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
|
||
|
#define CONFIG_SYS_TMU_CLK_DIV 4
|
||
|
|
||
|
#endif /* __ARMADILLO_800EVA_H */
|