forked from rrcarlosr/Jetpack
469 lines
15 KiB
C
469 lines
15 KiB
C
|
/*
|
||
|
|
* Copyright 2004-2007, 2010-2011 Freescale Semiconductor.
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: GPL-2.0+
|
||
|
|
*/
|
||
|
|
|
||
|
|
/*
|
||
|
|
* mpc8568mds board configuration file
|
||
|
|
*/
|
||
|
|
#ifndef __CONFIG_H
|
||
|
|
#define __CONFIG_H
|
||
|
|
|
||
|
|
#define CONFIG_DISPLAY_BOARDINFO
|
||
|
|
|
||
|
|
/* High Level Configuration Options */
|
||
|
|
#define CONFIG_BOOKE 1 /* BOOKE */
|
||
|
|
#define CONFIG_E500 1 /* BOOKE e500 family */
|
||
|
|
#define CONFIG_MPC8568 1 /* MPC8568 specific */
|
||
|
|
#define CONFIG_MPC8568MDS 1 /* MPC8568MDS board specific */
|
||
|
|
|
||
|
|
#define CONFIG_SYS_TEXT_BASE 0xfff80000
|
||
|
|
|
||
|
|
#define CONFIG_SYS_SRIO
|
||
|
|
#define CONFIG_SRIO1 /* SRIO port 1 */
|
||
|
|
|
||
|
|
#define CONFIG_PCI 1 /* Enable PCI/PCIE */
|
||
|
|
#define CONFIG_PCI1 1 /* PCI controller */
|
||
|
|
#define CONFIG_PCIE1 1 /* PCIE controller */
|
||
|
|
#define CONFIG_FSL_PCI_INIT 1 /* use common fsl pci init code */
|
||
|
|
#define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */
|
||
|
|
#define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */
|
||
|
|
#define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
|
||
|
|
#define CONFIG_TSEC_ENET /* tsec ethernet support */
|
||
|
|
#define CONFIG_QE /* Enable QE */
|
||
|
|
#define CONFIG_ENV_OVERWRITE
|
||
|
|
#define CONFIG_FSL_LAW 1 /* Use common FSL init code */
|
||
|
|
|
||
|
|
#ifndef __ASSEMBLY__
|
||
|
|
extern unsigned long get_clock_freq(void);
|
||
|
|
#endif /*Replace a call to get_clock_freq (after it is implemented)*/
|
||
|
|
#define CONFIG_SYS_CLK_FREQ 66000000 /*TODO: restore if wanting to read from BCSR: get_clock_freq()*/ /* sysclk for MPC85xx */
|
||
|
|
|
||
|
|
/*
|
||
|
|
* These can be toggled for performance analysis, otherwise use default.
|
||
|
|
*/
|
||
|
|
#define CONFIG_L2_CACHE /* toggle L2 cache */
|
||
|
|
#define CONFIG_BTB /* toggle branch predition */
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Only possible on E500 Version 2 or newer cores.
|
||
|
|
*/
|
||
|
|
#define CONFIG_ENABLE_36BIT_PHYS 1
|
||
|
|
|
||
|
|
#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_pre_init */
|
||
|
|
|
||
|
|
#define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */
|
||
|
|
#define CONFIG_SYS_MEMTEST_END 0x00400000
|
||
|
|
|
||
|
|
#define CONFIG_SYS_CCSRBAR 0xe0000000
|
||
|
|
#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
|
||
|
|
|
||
|
|
/* DDR Setup */
|
||
|
|
#define CONFIG_SYS_FSL_DDR2
|
||
|
|
#undef CONFIG_FSL_DDR_INTERACTIVE
|
||
|
|
#define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup*/
|
||
|
|
#define CONFIG_DDR_SPD
|
||
|
|
#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER /* DDR controller or DMA? */
|
||
|
|
|
||
|
|
#define CONFIG_MEM_INIT_VALUE 0xDeadBeef
|
||
|
|
|
||
|
|
#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/
|
||
|
|
#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
|
||
|
|
|
||
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 1
|
||
|
|
#define CONFIG_DIMM_SLOTS_PER_CTLR 1
|
||
|
|
#define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
|
||
|
|
|
||
|
|
/* I2C addresses of SPD EEPROMs */
|
||
|
|
#define SPD_EEPROM_ADDRESS 0x51 /* CTLR 0 DIMM 0 */
|
||
|
|
|
||
|
|
/* Make sure required options are set */
|
||
|
|
#ifndef CONFIG_SPD_EEPROM
|
||
|
|
#error ("CONFIG_SPD_EEPROM is required")
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#undef CONFIG_CLOCKS_IN_MHZ
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Local Bus Definitions
|
||
|
|
*/
|
||
|
|
|
||
|
|
/*
|
||
|
|
* FLASH on the Local Bus
|
||
|
|
* Two banks, 8M each, using the CFI driver.
|
||
|
|
* Boot from BR0/OR0 bank at 0xff00_0000
|
||
|
|
* Alternate BR1/OR1 bank at 0xff80_0000
|
||
|
|
*
|
||
|
|
* BR0, BR1:
|
||
|
|
* Base address 0 = 0xff00_0000 = BR0[0:16] = 1111 1111 0000 0000 0
|
||
|
|
* Base address 1 = 0xff80_0000 = BR1[0:16] = 1111 1111 1000 0000 0
|
||
|
|
* Port Size = 16 bits = BRx[19:20] = 10
|
||
|
|
* Use GPCM = BRx[24:26] = 000
|
||
|
|
* Valid = BRx[31] = 1
|
||
|
|
*
|
||
|
|
* 0 4 8 12 16 20 24 28
|
||
|
|
* 1111 1111 1000 0000 0001 0000 0000 0001 = ff801001 BR0
|
||
|
|
* 1111 1111 0000 0000 0001 0000 0000 0001 = ff001001 BR1
|
||
|
|
*
|
||
|
|
* OR0, OR1:
|
||
|
|
* Addr Mask = 8M = ORx[0:16] = 1111 1111 1000 0000 0
|
||
|
|
* Reserved ORx[17:18] = 11, confusion here?
|
||
|
|
* CSNT = ORx[20] = 1
|
||
|
|
* ACS = half cycle delay = ORx[21:22] = 11
|
||
|
|
* SCY = 6 = ORx[24:27] = 0110
|
||
|
|
* TRLX = use relaxed timing = ORx[29] = 1
|
||
|
|
* EAD = use external address latch delay = OR[31] = 1
|
||
|
|
*
|
||
|
|
* 0 4 8 12 16 20 24 28
|
||
|
|
* 1111 1111 1000 0000 0110 1110 0110 0101 = ff806e65 ORx
|
||
|
|
*/
|
||
|
|
#define CONFIG_SYS_BCSR_BASE 0xf8000000
|
||
|
|
|
||
|
|
#define CONFIG_SYS_FLASH_BASE 0xfe000000 /* start of FLASH 32M */
|
||
|
|
|
||
|
|
/*Chip select 0 - Flash*/
|
||
|
|
#define CONFIG_SYS_BR0_PRELIM 0xfe001001
|
||
|
|
#define CONFIG_SYS_OR0_PRELIM 0xfe006ff7
|
||
|
|
|
||
|
|
/*Chip slelect 1 - BCSR*/
|
||
|
|
#define CONFIG_SYS_BR1_PRELIM 0xf8000801
|
||
|
|
#define CONFIG_SYS_OR1_PRELIM 0xffffe9f7
|
||
|
|
|
||
|
|
/*#define CONFIG_SYS_FLASH_BANKS_LIST {0xff800000, CONFIG_SYS_FLASH_BASE} */
|
||
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
||
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 512 /* sectors per device */
|
||
|
|
#undef CONFIG_SYS_FLASH_CHECKSUM
|
||
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
|
||
|
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
|
||
|
|
|
||
|
|
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
|
||
|
|
|
||
|
|
#define CONFIG_FLASH_CFI_DRIVER
|
||
|
|
#define CONFIG_SYS_FLASH_CFI
|
||
|
|
#define CONFIG_SYS_FLASH_EMPTY_INFO
|
||
|
|
|
||
|
|
/*
|
||
|
|
* SDRAM on the LocalBus
|
||
|
|
*/
|
||
|
|
#define CONFIG_SYS_LBC_SDRAM_BASE 0xf0000000 /* Localbus SDRAM */
|
||
|
|
#define CONFIG_SYS_LBC_SDRAM_SIZE 64 /* LBC SDRAM is 64MB */
|
||
|
|
|
||
|
|
/*Chip select 2 - SDRAM*/
|
||
|
|
#define CONFIG_SYS_BR2_PRELIM 0xf0001861
|
||
|
|
#define CONFIG_SYS_OR2_PRELIM 0xfc006901
|
||
|
|
|
||
|
|
#define CONFIG_SYS_LBC_LCRR 0x00030004 /* LB clock ratio reg */
|
||
|
|
#define CONFIG_SYS_LBC_LBCR 0x00000000 /* LB config reg */
|
||
|
|
#define CONFIG_SYS_LBC_LSRT 0x20000000 /* LB sdram refresh timer */
|
||
|
|
#define CONFIG_SYS_LBC_MRTPR 0x00000000 /* LB refresh timer prescal*/
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Common settings for all Local Bus SDRAM commands.
|
||
|
|
* At run time, either BSMA1516 (for CPU 1.1)
|
||
|
|
* or BSMA1617 (for CPU 1.0) (old)
|
||
|
|
* is OR'ed in too.
|
||
|
|
*/
|
||
|
|
#define CONFIG_SYS_LBC_LSDMR_COMMON ( LSDMR_RFCR16 \
|
||
|
|
| LSDMR_PRETOACT7 \
|
||
|
|
| LSDMR_ACTTORW7 \
|
||
|
|
| LSDMR_BL8 \
|
||
|
|
| LSDMR_WRC4 \
|
||
|
|
| LSDMR_CL3 \
|
||
|
|
| LSDMR_RFEN \
|
||
|
|
)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* The bcsr registers are connected to CS3 on MDS.
|
||
|
|
* The new memory map places bcsr at 0xf8000000.
|
||
|
|
*
|
||
|
|
* For BR3, need:
|
||
|
|
* Base address of 0xf8000000 = BR[0:16] = 1111 1000 0000 0000 0
|
||
|
|
* port-size = 8-bits = BR[19:20] = 01
|
||
|
|
* no parity checking = BR[21:22] = 00
|
||
|
|
* GPMC for MSEL = BR[24:26] = 000
|
||
|
|
* Valid = BR[31] = 1
|
||
|
|
*
|
||
|
|
* 0 4 8 12 16 20 24 28
|
||
|
|
* 1111 1000 0000 0000 0000 1000 0000 0001 = f8000801
|
||
|
|
*
|
||
|
|
* For OR3, need:
|
||
|
|
* 1 MB mask for AM, OR[0:16] = 1111 1111 1111 0000 0
|
||
|
|
* disable buffer ctrl OR[19] = 0
|
||
|
|
* CSNT OR[20] = 1
|
||
|
|
* ACS OR[21:22] = 11
|
||
|
|
* XACS OR[23] = 1
|
||
|
|
* SCY 15 wait states OR[24:27] = 1111 max is suboptimal but safe
|
||
|
|
* SETA OR[28] = 0
|
||
|
|
* TRLX OR[29] = 1
|
||
|
|
* EHTR OR[30] = 1
|
||
|
|
* EAD extra time OR[31] = 1
|
||
|
|
*
|
||
|
|
* 0 4 8 12 16 20 24 28
|
||
|
|
* 1111 1111 1111 0000 0000 1111 1111 0111 = fff00ff7
|
||
|
|
*/
|
||
|
|
#define CONFIG_SYS_BCSR (0xf8000000)
|
||
|
|
|
||
|
|
/*Chip slelect 4 - PIB*/
|
||
|
|
#define CONFIG_SYS_BR4_PRELIM 0xf8008801
|
||
|
|
#define CONFIG_SYS_OR4_PRELIM 0xffffe9f7
|
||
|
|
|
||
|
|
/*Chip select 5 - PIB*/
|
||
|
|
#define CONFIG_SYS_BR5_PRELIM 0xf8010801
|
||
|
|
#define CONFIG_SYS_OR5_PRELIM 0xffff69f7
|
||
|
|
|
||
|
|
#define CONFIG_SYS_INIT_RAM_LOCK 1
|
||
|
|
#define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000 /* Initial RAM address */
|
||
|
|
#define CONFIG_SYS_INIT_RAM_SIZE 0x4000 /* Size of used area in RAM */
|
||
|
|
|
||
|
|
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
||
|
|
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
|
||
|
|
|
||
|
|
#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */
|
||
|
|
#define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserved for malloc */
|
||
|
|
|
||
|
|
/* Serial Port */
|
||
|
|
#define CONFIG_CONS_INDEX 1
|
||
|
|
#define CONFIG_SYS_NS16550_SERIAL
|
||
|
|
#define CONFIG_SYS_NS16550_REG_SIZE 1
|
||
|
|
#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
|
||
|
|
|
||
|
|
#define CONFIG_SYS_BAUDRATE_TABLE \
|
||
|
|
{300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
|
||
|
|
|
||
|
|
#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
|
||
|
|
#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* I2C
|
||
|
|
*/
|
||
|
|
#define CONFIG_SYS_I2C
|
||
|
|
#define CONFIG_SYS_I2C_FSL
|
||
|
|
#define CONFIG_SYS_FSL_I2C_SPEED 400000
|
||
|
|
#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
|
||
|
|
#define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
|
||
|
|
#define CONFIG_SYS_FSL_I2C2_SPEED 400000
|
||
|
|
#define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
|
||
|
|
#define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100
|
||
|
|
#define CONFIG_SYS_I2C_NOPROBES { {0, 0x69} }
|
||
|
|
#define CONFIG_SYS_I2C_EEPROM_ADDR 0x52
|
||
|
|
|
||
|
|
/*
|
||
|
|
* General PCI
|
||
|
|
* Memory Addresses are mapped 1-1. I/O is mapped from 0
|
||
|
|
*/
|
||
|
|
#define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000
|
||
|
|
#define CONFIG_SYS_PCI1_MEM_BUS 0x80000000
|
||
|
|
#define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000
|
||
|
|
#define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000 /* 512M */
|
||
|
|
#define CONFIG_SYS_PCI1_IO_VIRT 0xe2000000
|
||
|
|
#define CONFIG_SYS_PCI1_IO_BUS 0x00000000
|
||
|
|
#define CONFIG_SYS_PCI1_IO_PHYS 0xe2000000
|
||
|
|
#define CONFIG_SYS_PCI1_IO_SIZE 0x00800000 /* 8M */
|
||
|
|
|
||
|
|
#define CONFIG_SYS_PCIE1_NAME "Slot"
|
||
|
|
#define CONFIG_SYS_PCIE1_MEM_VIRT 0xa0000000
|
||
|
|
#define CONFIG_SYS_PCIE1_MEM_BUS 0xa0000000
|
||
|
|
#define CONFIG_SYS_PCIE1_MEM_PHYS 0xa0000000
|
||
|
|
#define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */
|
||
|
|
#define CONFIG_SYS_PCIE1_IO_VIRT 0xe2800000
|
||
|
|
#define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
|
||
|
|
#define CONFIG_SYS_PCIE1_IO_PHYS 0xe2800000
|
||
|
|
#define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000 /* 8M */
|
||
|
|
|
||
|
|
#define CONFIG_SYS_SRIO1_MEM_VIRT 0xC0000000
|
||
|
|
#define CONFIG_SYS_SRIO1_MEM_BUS 0xC0000000
|
||
|
|
#define CONFIG_SYS_SRIO1_MEM_PHYS CONFIG_SYS_SRIO1_MEM_BUS
|
||
|
|
#define CONFIG_SYS_SRIO1_MEM_SIZE 0x20000000 /* 512M */
|
||
|
|
|
||
|
|
#ifdef CONFIG_QE
|
||
|
|
/*
|
||
|
|
* QE UEC ethernet configuration
|
||
|
|
*/
|
||
|
|
#define CONFIG_UEC_ETH
|
||
|
|
#ifndef CONFIG_TSEC_ENET
|
||
|
|
#define CONFIG_ETHPRIME "UEC0"
|
||
|
|
#endif
|
||
|
|
#define CONFIG_PHY_MODE_NEED_CHANGE
|
||
|
|
#define CONFIG_eTSEC_MDIO_BUS
|
||
|
|
|
||
|
|
#ifdef CONFIG_eTSEC_MDIO_BUS
|
||
|
|
#define CONFIG_MIIM_ADDRESS 0xE0024520
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define CONFIG_UEC_ETH1 /* GETH1 */
|
||
|
|
|
||
|
|
#ifdef CONFIG_UEC_ETH1
|
||
|
|
#define CONFIG_SYS_UEC1_UCC_NUM 0 /* UCC1 */
|
||
|
|
#define CONFIG_SYS_UEC1_RX_CLK QE_CLK_NONE
|
||
|
|
#define CONFIG_SYS_UEC1_TX_CLK QE_CLK16
|
||
|
|
#define CONFIG_SYS_UEC1_ETH_TYPE GIGA_ETH
|
||
|
|
#define CONFIG_SYS_UEC1_PHY_ADDR 7
|
||
|
|
#define CONFIG_SYS_UEC1_INTERFACE_TYPE PHY_INTERFACE_MODE_RGMII_ID
|
||
|
|
#define CONFIG_SYS_UEC1_INTERFACE_SPEED 1000
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define CONFIG_UEC_ETH2 /* GETH2 */
|
||
|
|
|
||
|
|
#ifdef CONFIG_UEC_ETH2
|
||
|
|
#define CONFIG_SYS_UEC2_UCC_NUM 1 /* UCC2 */
|
||
|
|
#define CONFIG_SYS_UEC2_RX_CLK QE_CLK_NONE
|
||
|
|
#define CONFIG_SYS_UEC2_TX_CLK QE_CLK16
|
||
|
|
#define CONFIG_SYS_UEC2_ETH_TYPE GIGA_ETH
|
||
|
|
#define CONFIG_SYS_UEC2_PHY_ADDR 1
|
||
|
|
#define CONFIG_SYS_UEC2_INTERFACE_TYPE PHY_INTERFACE_MODE_RGMII_ID
|
||
|
|
#define CONFIG_SYS_UEC2_INTERFACE_SPEED 1000
|
||
|
|
#endif
|
||
|
|
#endif /* CONFIG_QE */
|
||
|
|
|
||
|
|
#if defined(CONFIG_PCI)
|
||
|
|
|
||
|
|
#define CONFIG_PCI_PNP /* do pci plug-and-play */
|
||
|
|
|
||
|
|
#undef CONFIG_EEPRO100
|
||
|
|
#undef CONFIG_TULIP
|
||
|
|
|
||
|
|
#undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
|
||
|
|
#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1057 /* Motorola */
|
||
|
|
|
||
|
|
#endif /* CONFIG_PCI */
|
||
|
|
|
||
|
|
#if defined(CONFIG_TSEC_ENET)
|
||
|
|
|
||
|
|
#define CONFIG_MII 1 /* MII PHY management */
|
||
|
|
#define CONFIG_TSEC1 1
|
||
|
|
#define CONFIG_TSEC1_NAME "eTSEC0"
|
||
|
|
#define CONFIG_TSEC2 1
|
||
|
|
#define CONFIG_TSEC2_NAME "eTSEC1"
|
||
|
|
|
||
|
|
#define TSEC1_PHY_ADDR 2
|
||
|
|
#define TSEC2_PHY_ADDR 3
|
||
|
|
|
||
|
|
#define TSEC1_PHYIDX 0
|
||
|
|
#define TSEC2_PHYIDX 0
|
||
|
|
|
||
|
|
#define TSEC1_FLAGS TSEC_GIGABIT
|
||
|
|
#define TSEC2_FLAGS TSEC_GIGABIT
|
||
|
|
|
||
|
|
/* Options are: eTSEC[0-1] */
|
||
|
|
#define CONFIG_ETHPRIME "eTSEC0"
|
||
|
|
|
||
|
|
#endif /* CONFIG_TSEC_ENET */
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Environment
|
||
|
|
*/
|
||
|
|
#define CONFIG_ENV_IS_IN_FLASH 1
|
||
|
|
#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x40000)
|
||
|
|
#define CONFIG_ENV_SECT_SIZE 0x40000 /* 256K(one sector) for env */
|
||
|
|
#define CONFIG_ENV_SIZE 0x2000
|
||
|
|
|
||
|
|
#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
|
||
|
|
#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
|
||
|
|
|
||
|
|
/*
|
||
|
|
* BOOTP options
|
||
|
|
*/
|
||
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
||
|
|
#define CONFIG_BOOTP_BOOTPATH
|
||
|
|
#define CONFIG_BOOTP_GATEWAY
|
||
|
|
#define CONFIG_BOOTP_HOSTNAME
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Command line configuration.
|
||
|
|
*/
|
||
|
|
#define CONFIG_CMD_IRQ
|
||
|
|
#define CONFIG_CMD_REGINFO
|
||
|
|
|
||
|
|
#if defined(CONFIG_PCI)
|
||
|
|
#define CONFIG_CMD_PCI
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#undef CONFIG_WATCHDOG /* watchdog disabled */
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Miscellaneous configurable options
|
||
|
|
*/
|
||
|
|
#define CONFIG_SYS_LONGHELP /* undef to save memory */
|
||
|
|
#define CONFIG_CMDLINE_EDITING /* Command-line editing */
|
||
|
|
#define CONFIG_AUTO_COMPLETE /* add autocompletion support */
|
||
|
|
#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
|
||
|
|
#if defined(CONFIG_CMD_KGDB)
|
||
|
|
#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
|
||
|
|
#else
|
||
|
|
#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
|
||
|
|
#endif
|
||
|
|
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
|
||
|
|
#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
|
||
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
|
||
|
|
|
||
|
|
/*
|
||
|
|
* For booting Linux, the board info and command line data
|
||
|
|
* have to be in the first 64 MB of memory, since this is
|
||
|
|
* the maximum mapped by the Linux kernel during initialization.
|
||
|
|
*/
|
||
|
|
#define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux*/
|
||
|
|
#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
|
||
|
|
|
||
|
|
#if defined(CONFIG_CMD_KGDB)
|
||
|
|
#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Environment Configuration
|
||
|
|
*/
|
||
|
|
|
||
|
|
/* The mac addresses for all ethernet interface */
|
||
|
|
#if defined(CONFIG_TSEC_ENET) || defined(CONFIG_UEC_ETH)
|
||
|
|
#define CONFIG_HAS_ETH0
|
||
|
|
#define CONFIG_HAS_ETH1
|
||
|
|
#define CONFIG_HAS_ETH2
|
||
|
|
#define CONFIG_HAS_ETH3
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define CONFIG_IPADDR 192.168.1.253
|
||
|
|
|
||
|
|
#define CONFIG_HOSTNAME unknown
|
||
|
|
#define CONFIG_ROOTPATH "/nfsroot"
|
||
|
|
#define CONFIG_BOOTFILE "your.uImage"
|
||
|
|
|
||
|
|
#define CONFIG_SERVERIP 192.168.1.1
|
||
|
|
#define CONFIG_GATEWAYIP 192.168.1.1
|
||
|
|
#define CONFIG_NETMASK 255.255.255.0
|
||
|
|
|
||
|
|
#define CONFIG_LOADADDR 200000 /*default location for tftp and bootm*/
|
||
|
|
|
||
|
|
#undef CONFIG_BOOTARGS /* the boot command will set bootargs*/
|
||
|
|
|
||
|
|
#define CONFIG_BAUDRATE 115200
|
||
|
|
|
||
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
||
|
|
"netdev=eth0\0" \
|
||
|
|
"consoledev=ttyS0\0" \
|
||
|
|
"ramdiskaddr=600000\0" \
|
||
|
|
"ramdiskfile=your.ramdisk.u-boot\0" \
|
||
|
|
"fdtaddr=400000\0" \
|
||
|
|
"fdtfile=your.fdt.dtb\0" \
|
||
|
|
"nfsargs=setenv bootargs root=/dev/nfs rw " \
|
||
|
|
"nfsroot=$serverip:$rootpath " \
|
||
|
|
"ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
|
||
|
|
"console=$consoledev,$baudrate $othbootargs\0" \
|
||
|
|
"ramargs=setenv bootargs root=/dev/ram rw " \
|
||
|
|
"console=$consoledev,$baudrate $othbootargs\0" \
|
||
|
|
|
||
|
|
#define CONFIG_NFSBOOTCOMMAND \
|
||
|
|
"run nfsargs;" \
|
||
|
|
"tftp $loadaddr $bootfile;" \
|
||
|
|
"tftp $fdtaddr $fdtfile;" \
|
||
|
|
"bootm $loadaddr - $fdtaddr"
|
||
|
|
|
||
|
|
#define CONFIG_RAMBOOTCOMMAND \
|
||
|
|
"run ramargs;" \
|
||
|
|
"tftp $ramdiskaddr $ramdiskfile;" \
|
||
|
|
"tftp $loadaddr $bootfile;" \
|
||
|
|
"bootm $loadaddr $ramdiskaddr"
|
||
|
|
|
||
|
|
#define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
|
||
|
|
|
||
|
|
#endif /* __CONFIG_H */
|