forked from rrcarlosr/Jetpack
56 lines
1.9 KiB
ArmAsm
56 lines
1.9 KiB
ArmAsm
|
/*
|
||
|
|
* (C) Copyright 2007
|
||
|
|
* Stefan Roese, DENX Software Engineering, sr@denx.de.
|
||
|
|
*
|
||
|
|
* Copyright (C) 2002 Scott McNutt <smcnutt@artesyncp.com>
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: GPL-2.0+
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <asm-offsets.h>
|
||
|
|
#include <ppc_asm.tmpl>
|
||
|
|
#include <config.h>
|
||
|
|
#include <asm/mmu.h>
|
||
|
|
|
||
|
|
/**************************************************************************
|
||
|
|
* TLB TABLE
|
||
|
|
*
|
||
|
|
* This table is used by the cpu boot code to setup the initial tlb
|
||
|
|
* entries. Rather than make broad assumptions in the cpu source tree,
|
||
|
|
* this table lets each board set things up however they like.
|
||
|
|
*
|
||
|
|
* Pointer to the table is returned in r1
|
||
|
|
*
|
||
|
|
*************************************************************************/
|
||
|
|
.section .bootpg,"ax"
|
||
|
|
.globl tlbtab
|
||
|
|
|
||
|
|
tlbtab:
|
||
|
|
tlbtab_start
|
||
|
|
|
||
|
|
/*
|
||
|
|
* BOOT_CS (FLASH) must be first. Before relocation SA_I can be off to use the
|
||
|
|
* speed up boot process. It is patched after relocation to enable SA_I
|
||
|
|
*/
|
||
|
|
tlbentry(CONFIG_SYS_BOOT_BASE_ADDR, SZ_256M, CONFIG_SYS_BOOT_BASE_ADDR, 0, AC_RWX | SA_G)
|
||
|
|
|
||
|
|
/* TLB-entry for init-ram in dcache (SA_I must be turned off!) */
|
||
|
|
tlbentry(CONFIG_SYS_INIT_RAM_ADDR, SZ_4K, CONFIG_SYS_INIT_RAM_ADDR, 0, AC_RWX | SA_G)
|
||
|
|
|
||
|
|
/* PCI base & peripherals */
|
||
|
|
tlbentry(CONFIG_SYS_PCI_BASE, SZ_256M, CONFIG_SYS_PCI_BASE, 0, AC_RW | SA_IG)
|
||
|
|
|
||
|
|
tlbentry(CONFIG_SYS_NVRAM_BASE_ADDR, SZ_256M, CONFIG_SYS_NVRAM_BASE_ADDR, 0, AC_RWX | SA_W|SA_I)
|
||
|
|
tlbentry(CONFIG_SYS_NAND_ADDR, SZ_4K, CONFIG_SYS_NAND_ADDR, 0, AC_RWX | SA_W|SA_I)
|
||
|
|
|
||
|
|
/* PCI */
|
||
|
|
tlbentry(CONFIG_SYS_PCI_MEMBASE, SZ_256M, CONFIG_SYS_PCI_MEMBASE, 0, AC_RW | SA_IG)
|
||
|
|
tlbentry(CONFIG_SYS_PCI_MEMBASE1, SZ_256M, CONFIG_SYS_PCI_MEMBASE1, 0, AC_RW | SA_IG)
|
||
|
|
tlbentry(CONFIG_SYS_PCI_MEMBASE2, SZ_256M, CONFIG_SYS_PCI_MEMBASE2, 0, AC_RW | SA_IG)
|
||
|
|
tlbentry(CONFIG_SYS_PCI_MEMBASE3, SZ_256M, CONFIG_SYS_PCI_MEMBASE3, 0, AC_RW | SA_IG)
|
||
|
|
|
||
|
|
/* USB 2.0 Device */
|
||
|
|
tlbentry(CONFIG_SYS_USB_DEVICE, SZ_1K, CONFIG_SYS_USB_DEVICE, 0, AC_RW | SA_IG)
|
||
|
|
|
||
|
|
tlbtab_end
|