.. |
STM32F100xB.py
|
HAL_ChibiOS: added build time check for right system clock
|
2020-05-10 15:09:28 +10:00 |
STM32F103xB.py
|
HAL_ChibiOS: added build time check for right system clock
|
2020-05-10 15:09:28 +10:00 |
STM32F105xC.py
|
HAL_ChibiOS: added support for STM31F10x for AP_Periph
|
2019-08-27 10:29:56 +10:00 |
STM32F303xC.py
|
AP_HAL_ChibiOS: fixed comment in script file
|
2020-12-03 20:33:51 +11:00 |
STM32F405xx.py
|
HAL_ChibiOS: added build time check for right system clock
|
2020-05-10 15:09:28 +10:00 |
STM32F407xx.py
|
HAL_ChibiOS: added support for more flexible memory regions
|
2019-02-26 16:18:26 +11:00 |
STM32F412Rx.py
|
HAL_ChibiOS: Fix DMA of SPI1 TX on STM32F412
|
2019-12-26 15:50:18 +11:00 |
STM32F427xx.py
|
HAL_ChibiOS: added build time check for right system clock
|
2020-05-10 15:09:28 +10:00 |
STM32F469xx.py
|
HAL_ChibiOS: added support for more flexible memory regions
|
2019-02-26 16:18:26 +11:00 |
STM32F745xx.py
|
HAL_ChibiOS: added build time check for right system clock
|
2020-05-10 15:09:28 +10:00 |
STM32F767xx.py
|
HAL_ChibiOS: added build time check for right system clock
|
2020-05-10 15:09:28 +10:00 |
STM32F777xx.py
|
HAL_ChibiOS: added build time check for right system clock
|
2020-05-10 15:09:28 +10:00 |
STM32H743xx.py
|
HAL_ChibiOS: added build time check for right system clock
|
2020-05-10 15:09:28 +10:00 |
addfunc_parse.py
|
HAL_ChibiOS: added ADC1_Map to STM32 tables
|
2018-01-15 11:46:02 +11:00 |
af_parse.py
|
AP_HAL_ChibiOS: Tweak sorting to be py2/py3 compatible
|
2020-11-12 10:27:31 +11:00 |
af_parse_cubemx.py
|
HAL_ChibiOS: Add af_parse for CubeMX pinout csv
|
2020-11-18 18:39:07 +11:00 |
chibios_hwdef.py
|
AP_HAL_ChibiOS: add new HAL_PWM_COUNT define
|
2020-12-21 18:27:07 -08:00 |
convert_uart_order.py
|
HAL_ChibiOS: use SERIAL_ORDER instead of UART_ORDER
|
2020-04-28 10:32:23 +10:00 |
dma_parse.py
|
HAL_ChibiOS: generate channel numbers in DMA tables
|
2018-04-07 09:10:29 +10:00 |
dma_resolver.py
|
HAL_ChibiOS: fixed issue with I2C4 on H743
|
2020-04-28 17:42:15 +10:00 |