dchvs
/
Jetpack
forked from rrcarlosr/Jetpack
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
Jetpack/kernel_avc/kernel-4.9/drivers/spi/im501.h

263 lines
8.5 KiB
C
Raw Blame History

/*
* drivers/spi/im501.h
* (C) Copyright 2014-2018
* Fortemedia, Inc. <www.fortemedia.com>
* Author: HenryZhang <henryhzhang@fortemedia.com>;
* LiFu <fuli@fortemedia.com>
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
*/
#ifndef _IM501_H_
#define _IM501_H_
#define iM501_I2C_REG 0x10
#define iM501_SPI_REG 0x01
/* iM501_I2C_SPI_REG bit2 = 1 means I2C mode, default is SPI mode */
#define iM501_I2C_SPI_REG 0x12
#define TO_DSP_CMD_ADDR (0x0FFFBFF8)
#define TO_DSP_CMD_OFFSET_ATTR(x) ((x) & 0xFFFF)
#define TO_DSP_CMD_OFFSET_STAT(x) (((x) & 0xFF) << 24)
#define TO_DSP_CMD_REQ_START_BUF_TRANS 0x19
#define TO_DSP_CMD_REQ_STOP_BUF_TRANS 0x1D
#define TO_DSP_CMD_REQ_ENTER_PSM 0x0D
#define TO_DSP_CMD_REQ_ENTER_NORMAL 0x11
#define TO_DSP_CMD_REQ_ENTER_BYPASS 0x6D
//Fuli 20170922 to support SPI recording
#define TO_DSP_CMD_REQ_SWITCH_SPI_REC 0x59
//
#define TO_HOST_CMD_KEYWORD_DET 0x40
#define TO_HOST_CMD_DATA_BUF_RDY 0x41
#define TO_DSP_FRAMECOUNTER_ADDR (0x0FFFBEFC)
#define CHECK_PLL_READY_ADDR (0x0FFFFF34)
#define TO_HOST_CMD_ADDR (0x0FFFBFFC)
#define HW_VOICE_BUF_START (0x0FFF3EE0) // DRAM voice buffer : 0x0FFF3EE0 ~ 0x0FFFBEDF = 32kB
//fuli 20170629 for new protocol of SM501
#define HW_VOICE_BUF_BANK0 (0x0FFFAEE0)
#define HW_VOICE_BUF_BANK1 (0x0FFFB6E0)
#define BANK0 (0x00)
#define BANK1 (0x01)
#define BANK0_SYNC (0x02)
#define BANK1_SYNC (0x03)
//
#define HW_VOICE_BUF_BANK_SIZE (1024*2) //2kB
#define HW_BUF_RX_L (0x0FFFE000) //1kB
#define HW_BUF_RX_R (0x0FFFE400) //1kB
#define HW_BUF_RX_SIZE (2048)
#define TO_HOST_CMD_OFFSET_ATTR(x) ((x) & 0xFFFF)
#define TO_HOST_CMD_OFFSET_CMD(x) (((x) & 0xFF) << 16)
#define TO_HOST_CMD_OFFSET_STAT(x) (((x) & 0xFF) << 24)
#define GET_HOST_CMD_OFFSET_ATTR(x) ((x) & 0xFFFF)
#define GET_HOST_CMD_OFFSET_CMD(x) (((x)>>16) & 0xFF)
#define GET_HOST_CMD_OFFSET_STAT(x) (((x)>>24) & 0xFF)
#define CHECK_LAST_PACK(x) (((x)>>15) & 0x01)
#define GET_PACK_LEN(x) ((x) & 0x7F)
#define GET_PACK_INDEX(x) ((x) & 0x7F)
#define CMD_STAT_INIT 0xFF
#define CMD_STAT_DONE 0x00
#define IM501_I2C_CMD_DM_WR 0x2B //dram 2-byte write command, For burst mode, only can be 2 bytes
#define IM501_I2C_CMD_DM_RD 0x27 //dram rea command d, Normal W/R, can be 1,2,4 bytes.
#define IM501_I2C_CMD_IM_WR 0x0D //iram 4-byte write command
#define IM501_I2C_CMD_IM_RD 0x07 //iram read command
#define IM501_I2C_CMD_REG_WR_1 0x48 //i2c register 1-byte write command
#define IM501_I2C_CMD_REG_WR_2 0x4A //i2c register 2-byte write command
#define IM501_I2C_CMD_REG_RD 0x46 //i2c register read command, only support one byte read
#define IM501_I2C_CMD_DM_WR_BST 0xAB //4a?
#define IM501_I2C_CMD_DM_RD_BST 0xA7
#define IM501_I2C_CMD_IM_WR_BST 0x8B
#define IM501_I2C_CMD_IM_RD_BST 0x87
#define IM501_SPI_CMD_DM_WR 0x05
#define IM501_SPI_CMD_DM_RD 0x01
#define IM501_SPI_CMD_IM_WR 0x04
#define IM501_SPI_CMD_IM_RD 0x00
#define IM501_SPI_CMD_REG_WR 0x06
#define IM501_SPI_CMD_REG_RD 0x02
#define SUCCESS 0u
#define NO_ERR 0u
#define SPI_BUS_ERR 179u
#define I2C_BUS_ERR 180u
#define TO_501_CMD_ERR 181u
#define SPI_FIFO_SIZE (3072)
#define SPI_BUF_SIZE (1024*2)
typedef struct to_host_cmd_t {
unsigned int attri:24;
unsigned int cmd_byte:7;
unsigned int status:1;
} to_host_cmd;
typedef struct to_im501_cmd_t {
unsigned int attri:24;
unsigned int cmd_byte_ext:7;
unsigned int status:1;
unsigned char cmd_byte;
} to_501_cmd;
typedef struct voice_buf_t {
unsigned int length;
unsigned int index;
unsigned char *pdata;
unsigned char done;
} voice_buf;
/*
* Henry Zhang - define structure and enum for device_read/device_write operations
*/
#define CMD_BUF_LEN 1024
enum DEV_COMMAND {
//The long commands
FM_SMVD_REG_READ, //Command #0
FM_SMVD_REG_WRITE, //Command #1
FM_SMVD_DSP_ADDR_READ, //Command #2
FM_SMVD_DSP_ADDR_WRITE, //Command #3
FM_SMVD_MODE_SET, //Command #4
FM_SMVD_MODE_GET, //Command #5
//The long commands
FM_SMVD_DSP_BWRITE, //Command #6
FM_SMVD_VECTOR_GET, //Command #7
FM_SMVD_REG_DUMP, //Command #8
FM_SMVD_HOST_IRQQUERY,
FM_SMVD_DL_EFT_FW,
FM_SMVD_GET_FW_TYPE,
FM_SMVD_SWITCH_FW,
//Fuli 20170922 to support SPI recording
FM_SMVD_START_SPI_REC,
FM_SMVD_STOP_SPI_REC,
//
//Fuli 20171022 to support general message interface
FM_SMVD_SEND_MESSAGE,
// Nvidia commands
FM_SMVD_ENABLE_HOTWORD_DETECT,
FM_SMVD_DISABLE_HOTWORD_DETECT
};
enum IM501_FW_TYPE {
IM501_DSP_FW, //MSB
IM501_EFT_FW, //LSB
};
/*
* The structure dev_cmd_short/long defines the command protocol between the
* library and the device driver.
* In device driver, the device read and device write functions handle the
* structure data and parse it.
*
* dev_cmd_short: the structure for device command FM_SMVD_REG_READ,
* FM_SMVD_REG_WRITE, FM_SMVD_DSP_READ,
* FM_SMVD_DSP_WRITE, FM_SMVD_MODE_SET and FM_SMVD_MODE_GET, for which no
* extra data buffer is needed.
*/
typedef struct dev_cmd_short_t {
unsigned short cmd_name; //The commands from #0~#5
unsigned int addr; //The address of the register or dsp memory for
//the commands #0~#3, or the dsp mode for #4~#5.
unsigned int val; //The operation or returned value for the
//commands #0~#3, or zero for the commands #4~#5.
unsigned char reserved[6];
} dev_cmd_short;
/*
* dev_cmd_long: the structure for device command FM_SMVD_DSP_BWRITE,
* FM_SMVD_VECTOR_GET and FM_SMVD_REG_DUMP,
* for which the extra data buffer is necessary for input or output data.
*/
typedef struct dev_cmd_long_t {
unsigned short cmd_name; //The command from #6~#8
unsigned int addr; //The address of dsp memory for the command #6,
//or zero for #7~#8.
unsigned int val; //The the valid data length.
unsigned char reserved[6];
unsigned char buf[CMD_BUF_LEN]; //The data buffer in fixed size,
//for input and output.
} dev_cmd_long;
//Henry Zhang - end of device_read/device_write operation definitions
//Fuli 20171010 to support SPI recording
/*if spi speed is fast enough, we can get total data from SPI together
#define DSP_SPI_REC_CH_NUM 10
typedef struct dev_cmd_start_rec_t {
unsigned short cmd_name;
unsigned short ch_num;
unsigned char ch_idx[DSP_SPI_REC_CH_NUM];
unsigned char hd_reserved[2];
} dev_cmd_start_rec;
*/
//
enum {
IM501_I2C_CMD_16_WRITE = 1,
IM501_I2C_CMD_32_READ,
IM501_I2C_CMD_32_WRITE,
};
enum DSP_MODE {
FM_SMVD_DSP_BYPASS, /* the bypass mode of the dsp. in this mode
the DMIC input is bypassed to codec. */
FM_SMVD_DSP_DETECTION,
FM_SMVD_DSP_MIXTURE,
FM_SMVD_DSP_FACTORY,
FM_SMVD_DSP_VR, /* the voice recognition mode of the dsp. */
FM_SMVD_DSP_CM, /* the communication mode of the dsp. */
FM_SMVD_DSP_BARGE_IN, /* the barge-in mode of the dsp. in this mode
FM_SMVD detects the keyword and issues
interrupt to the host AP. */
FM_SMVD_GET_DSP_MODE,
FM_SMVD_DOWNLOAD_UDT_FIRMWARE,
FM_SMVD_DOWNLOAD_EFT_FIRMWARE,
FM_SMVD_DOWNLOAD_WHOLE_FIRMWARE,
FM_SMVD_SET_EFT_SVTHD,
FM_SMVD_SET_UDT_SVTHD,
FM_SMVD_DUMP_REGISTER,
};
typedef struct dev_cmd_mode_gs_t {
unsigned short cmd_name;
unsigned int dsp_mode;
unsigned char hd_reserved[10];
} dev_cmd_mode_gs;
typedef struct dev_cmd_fw_type_t {
unsigned short cmd_name;
unsigned int firmware_type;
unsigned char hd_reserved[10];
} dev_cmd_fw_type;
typedef struct dev_cmd_reg_rw_t {
unsigned short cmd_name;
unsigned int reg_addr;
unsigned int reg_val;
unsigned char hd_reserved[6];
} dev_cmd_reg_rw;
typedef struct dev_cmd_fwdl_t {
unsigned short cmd_name;
unsigned int dsp_addr;
unsigned int data_len;
unsigned char hd_reserved[6];
unsigned char buf[1024];
} dev_cmd_fwdl;
//Fuli 20171022 to support general message interface
typedef struct dev_cmd_message_t {
unsigned short cmd_name;
unsigned char message_index;
unsigned int message_data;
} dev_cmd_message;
//
#endif /* _IM501_H_ */
Reference in New Issue View Git Blame Copy Permalink