Jetpack/kernel/nvidia/drivers/misc/tegra-profiler/debug.c

176 lines
3.9 KiB
C

/*
* drivers/misc/tegra-profiler/debug.c
*
* Copyright (c) 2015-2017, NVIDIA CORPORATION. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
*/
#include <linux/module.h>
#include <asm/irq_regs.h>
#include <linux/tegra_profiler.h>
#include "debug.h"
#include "hrt.h"
#include "tegra.h"
#include "comm.h"
#ifdef QM_DEBUG_SAMPLES_ENABLE
static inline void
init_sample(struct quadd_record_data *record, struct pt_regs *regs)
{
unsigned int flags;
struct quadd_debug_data *s = &record->debug;
record->magic = QUADD_RECORD_MAGIC;
record->record_type = QUADD_RECORD_TYPE_DEBUG;
if (!regs)
regs = get_irq_regs();
if (!regs)
s->user_mode = 0;
else
s->user_mode = user_mode(regs) ? 1 : 0;
s->cpu = quadd_get_processor_id(regs, &flags);
s->lp_mode = flags & QUADD_CPUMODE_TEGRA_POWER_CLUSTER_LP ? 1 : 0;
s->thumb_mode = flags & QUADD_CPUMODE_THUMB ? 1 : 0;
s->reserved = 0;
s->pid = 0;
s->time = quadd_get_time();
s->extra_value[0] = 0;
s->extra_value[1] = 0;
s->extra_length = 0;
}
void qm_debug_handler_sample(struct pt_regs *regs)
{
struct quadd_record_data record;
struct quadd_debug_data *s = &record.debug;
init_sample(&record, regs);
s->type = QM_DEBUG_SAMPLE_TYPE_TIMER_HANDLE;
quadd_put_sample_this_cpu(&record, NULL, 0);
}
void qm_debug_timer_forward(struct pt_regs *regs, u64 period)
{
struct quadd_record_data record;
struct quadd_debug_data *s = &record.debug;
init_sample(&record, regs);
s->type = QM_DEBUG_SAMPLE_TYPE_TIMER_FORWARD;
quadd_put_sample_this_cpu(&record, NULL, 0);
}
void qm_debug_timer_start(struct pt_regs *regs, u64 period)
{
struct quadd_record_data record;
struct quadd_debug_data *s = &record.debug;
init_sample(&record, regs);
s->type = QM_DEBUG_SAMPLE_TYPE_TIMER_START;
quadd_put_sample_this_cpu(&record, NULL, 0);
}
void qm_debug_timer_cancel(void)
{
struct quadd_record_data record;
struct quadd_debug_data *s = &record.debug;
init_sample(&record, NULL);
s->type = QM_DEBUG_SAMPLE_TYPE_TIMER_CANCEL;
quadd_put_sample_this_cpu(&record, NULL, 0);
}
void
qm_debug_task_sched_in(pid_t prev_pid, pid_t current_pid, int prev_nr_active)
{
struct quadd_iovec vec;
struct quadd_record_data record;
struct quadd_debug_data *s = &record.debug;
init_sample(&record, NULL);
s->type = QM_DEBUG_SAMPLE_TYPE_SCHED_IN;
s->extra_value[0] = prev_pid;
s->extra_value[1] = current_pid;
vec.base = &prev_nr_active;
vec.len = s->extra_length = sizeof(prev_nr_active);
quadd_put_sample_this_cpu(&record, &vec, 1);
}
void qm_debug_read_counter(struct quadd_event *event, u32 prev_val, u32 val)
{
struct quadd_iovec vec;
struct quadd_record_data record;
struct quadd_debug_data *s = &record.debug;
init_sample(&record, NULL);
s->type = QM_DEBUG_SAMPLE_TYPE_READ_COUNTER;
s->extra_value[0] = event->id;
s->extra_value[1] = prev_val;
vec.base = &val;
vec.len = s->extra_length = sizeof(val);
quadd_put_sample_this_cpu(&record, &vec, 1);
}
void qm_debug_start_source(int source_type)
{
struct quadd_record_data record;
struct quadd_debug_data *s = &record.debug;
init_sample(&record, NULL);
s->type = QM_DEBUG_SAMPLE_TYPE_SOURCE_START;
s->extra_value[0] = source_type;
quadd_put_sample_this_cpu(&record, NULL, 0);
}
void qm_debug_stop_source(int source_type)
{
struct quadd_record_data record;
struct quadd_debug_data *s = &record.debug;
init_sample(&record, NULL);
s->type = QM_DEBUG_SAMPLE_TYPE_SOURCE_STOP;
s->extra_value[0] = source_type;
quadd_put_sample_this_cpu(&record, NULL, 0);
}
#endif /* QM_DEBUG_SAMPLES_ENABLE */