px4fmu-v5:Fixed STM32_RCC_DCKCFGR2_DSISRC

C&P error in upstream was:RCC_DCKCFGR2_DSISEL_48MHZ is
   RCC_DCKCFGR2_DSISEL_PHY
This commit is contained in:
David Sidrane 2017-07-31 16:36:20 -10:00 committed by Daniel Agar
parent c264cb3224
commit e6cc4530b4
1 changed files with 1 additions and 1 deletions

View File

@ -159,7 +159,7 @@
#define STM32_RCC_DCKCFGR2_CK48MSRC RCC_DCKCFGR2_CK48MSEL_PLL
#define STM32_RCC_DCKCFGR2_SDMMCSRC RCC_DCKCFGR2_SDMMCSEL_48MHZ
#define STM32_RCC_DCKCFGR2_SDMMC2SRC RCC_DCKCFGR2_SDMMC2SEL_48MHZ
#define STM32_RCC_DCKCFGR2_DSISRC RCC_DCKCFGR2_DSISEL_48MHZ
#define STM32_RCC_DCKCFGR2_DSISRC RCC_DCKCFGR2_DSISEL_PHY
/* Several prescalers allow the configuration of the two AHB buses, the