AP_HAL_ChibiOS: clock H750 at 480Mhz when using 8Mhz, 16Mhz and 24Mhz crystals

This commit is contained in:
Andy Piper 2022-02-22 14:01:26 +00:00 committed by Andrew Tridgell
parent 3a8175b880
commit f840315aa4
2 changed files with 11 additions and 1 deletions

View File

@ -19,7 +19,9 @@
#pragma once #pragma once
// we want to cope with both revision XY chips and newer chips // we want to cope with both revision XY chips and newer chips
#ifndef STM32H750xx
#define STM32_ENFORCE_H7_REV_XY #define STM32_ENFORCE_H7_REV_XY
#endif
#ifndef STM32_LSECLK #ifndef STM32_LSECLK
#define STM32_LSECLK 32768U #define STM32_LSECLK 32768U
@ -159,7 +161,11 @@
#elif (STM32_HSECLK == 8000000U) || (STM32_HSECLK == 16000000U) #elif (STM32_HSECLK == 8000000U) || (STM32_HSECLK == 16000000U)
// common clock tree for multiples of 8MHz crystals // common clock tree for multiples of 8MHz crystals
#ifdef STM32H750xx
#define STM32_PLL1_DIVN_VALUE 120
#else
#define STM32_PLL1_DIVN_VALUE 100 #define STM32_PLL1_DIVN_VALUE 100
#endif
#define STM32_PLL1_DIVP_VALUE 2 #define STM32_PLL1_DIVP_VALUE 2
#define STM32_PLL1_DIVQ_VALUE 8 #define STM32_PLL1_DIVQ_VALUE 8
#define STM32_PLL1_DIVR_VALUE 2 #define STM32_PLL1_DIVR_VALUE 2
@ -175,7 +181,11 @@
#define STM32_PLL3_DIVR_VALUE 9 #define STM32_PLL3_DIVR_VALUE 9
#elif STM32_HSECLK == 24000000U #elif STM32_HSECLK == 24000000U
#ifdef STM32H750xx
#define STM32_PLL1_DIVN_VALUE 120
#else
#define STM32_PLL1_DIVN_VALUE 100 #define STM32_PLL1_DIVN_VALUE 100
#endif
#define STM32_PLL1_DIVP_VALUE 2 #define STM32_PLL1_DIVP_VALUE 2
#define STM32_PLL1_DIVQ_VALUE 8 #define STM32_PLL1_DIVQ_VALUE 8
#define STM32_PLL1_DIVR_VALUE 2 #define STM32_PLL1_DIVR_VALUE 2

View File

@ -61,7 +61,7 @@ mcu = {
(0x38000000, 64, 1), # SRAM4. (0x38000000, 64, 1), # SRAM4.
], ],
'EXPECTED_CLOCK' : 400000000, 'EXPECTED_CLOCK' : 480000000,
# this MCU has M7 instructions and hardware double precision # this MCU has M7 instructions and hardware double precision
'CORTEX' : 'cortex-m7', 'CORTEX' : 'cortex-m7',