2011-11-16 21:49:56 -04:00
|
|
|
/*
|
|
|
|
ADS7844 register emulation
|
|
|
|
Code by Andrew Tridgell November 2011
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _SITL_ADC_H
|
|
|
|
#define _SITL_ADC_H
|
|
|
|
|
|
|
|
// this implements the UDR2 register
|
|
|
|
struct ADC_UDR2 {
|
|
|
|
uint16_t value, next_value;
|
|
|
|
uint8_t idx;
|
|
|
|
uint16_t channels[8];
|
|
|
|
|
|
|
|
ADC_UDR2() {
|
|
|
|
// constructor
|
|
|
|
for (uint8_t i=0; i<8; i++) {
|
|
|
|
channels[i] = 0xFFFF;
|
|
|
|
}
|
|
|
|
value = next_value = 0;
|
|
|
|
idx = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
assignment of UDR2 selects which ADC channel
|
|
|
|
to output next
|
|
|
|
*/
|
|
|
|
ADC_UDR2& operator=(uint8_t cmd) {
|
|
|
|
switch (cmd) {
|
|
|
|
case 0x87: next_value = channels[0]; break;
|
|
|
|
case 0xC7: next_value = channels[1]; break;
|
|
|
|
case 0x97: next_value = channels[2]; break;
|
|
|
|
case 0xD7: next_value = channels[3]; break;
|
|
|
|
case 0xA7: next_value = channels[4]; break;
|
|
|
|
case 0xE7: next_value = channels[5]; break;
|
|
|
|
case 0xB7: next_value = channels[6]; break;
|
|
|
|
case 0xF7: next_value = channels[7]; break;
|
|
|
|
}
|
2011-11-25 00:48:52 -04:00
|
|
|
if (cmd != 0) {
|
|
|
|
idx = 1;
|
|
|
|
}
|
2011-11-16 21:49:56 -04:00
|
|
|
return *this;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
read from UDR2 fetches a byte from the channel
|
|
|
|
*/
|
|
|
|
operator int() {
|
2011-11-25 00:48:52 -04:00
|
|
|
uint8_t ret;
|
|
|
|
if (idx & 1) {
|
|
|
|
ret = (value&0xFF);
|
|
|
|
value = next_value;
|
|
|
|
} else {
|
|
|
|
ret = (value>>8);
|
2011-11-16 21:49:56 -04:00
|
|
|
}
|
2011-11-25 00:48:52 -04:00
|
|
|
idx ^= 1;
|
|
|
|
return ret;
|
2011-11-16 21:49:56 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
interface to set a channel value from SITL
|
|
|
|
*/
|
|
|
|
void set(uint8_t i, uint16_t v) {
|
|
|
|
channels[i] = v;
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
#endif // _SITL_ADC_H
|