2015-10-09 16:40:42 -03:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2015 Intel Corporation. All rights reserved.
|
|
|
|
*
|
|
|
|
* This file is free software: you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License as published by the
|
|
|
|
* Free Software Foundation, either version 3 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This file is distributed in the hope that it will be useful, but
|
|
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
|
|
|
|
* See the GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License along
|
|
|
|
* with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
#include "RCOutput_Sysfs.h"
|
|
|
|
|
2016-05-17 23:26:57 -03:00
|
|
|
#include <AP_HAL/AP_HAL.h>
|
2015-10-09 16:40:42 -03:00
|
|
|
#include <AP_Math/AP_Math.h>
|
|
|
|
|
|
|
|
namespace Linux {
|
|
|
|
|
2016-06-07 02:06:35 -03:00
|
|
|
RCOutput_Sysfs::RCOutput_Sysfs(uint8_t chip, uint8_t channel_base, uint8_t channel_count)
|
2015-10-09 16:40:42 -03:00
|
|
|
: _chip(chip)
|
2016-06-07 02:06:35 -03:00
|
|
|
, _channel_base(channel_base)
|
2015-10-09 16:40:42 -03:00
|
|
|
, _channel_count(channel_count)
|
2016-06-07 02:06:35 -03:00
|
|
|
, _pwm_channels(new PWM_Sysfs_Base *[_channel_count])
|
2016-10-11 17:58:40 -03:00
|
|
|
, _pending(new uint16_t[_channel_count])
|
2015-10-09 16:40:42 -03:00
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
RCOutput_Sysfs::~RCOutput_Sysfs()
|
|
|
|
{
|
|
|
|
for (uint8_t i = 0; i < _channel_count; i++) {
|
|
|
|
delete _pwm_channels[i];
|
|
|
|
}
|
|
|
|
|
2017-09-07 12:26:46 -03:00
|
|
|
delete [] _pwm_channels;
|
2015-10-09 16:40:42 -03:00
|
|
|
}
|
|
|
|
|
2015-12-02 11:14:20 -04:00
|
|
|
void RCOutput_Sysfs::init()
|
2015-10-09 16:40:42 -03:00
|
|
|
{
|
|
|
|
for (uint8_t i = 0; i < _channel_count; i++) {
|
2016-06-07 02:06:35 -03:00
|
|
|
#if CONFIG_HAL_BOARD_SUBTYPE == HAL_BOARD_SUBTYPE_LINUX_DISCO
|
|
|
|
_pwm_channels[i] = new PWM_Sysfs_Bebop(_channel_base+i);
|
2017-10-30 06:03:04 -03:00
|
|
|
#elif CONFIG_HAL_BOARD_SUBTYPE == HAL_BOARD_SUBTYPE_LINUX_RST_ZYNQ
|
|
|
|
_pwm_channels[i] = new PWM_Sysfs(_chip+i, 0);
|
2016-06-07 02:06:35 -03:00
|
|
|
#else
|
|
|
|
_pwm_channels[i] = new PWM_Sysfs(_chip, _channel_base+i);
|
|
|
|
#endif
|
2015-10-09 16:40:42 -03:00
|
|
|
if (!_pwm_channels[i]) {
|
2015-11-19 23:10:58 -04:00
|
|
|
AP_HAL::panic("RCOutput_Sysfs_PWM: Unable to setup PWM pin.");
|
2015-10-09 16:40:42 -03:00
|
|
|
}
|
2016-10-27 04:46:08 -03:00
|
|
|
_pwm_channels[i]->init();
|
2015-10-09 16:40:42 -03:00
|
|
|
_pwm_channels[i]->enable(false);
|
|
|
|
|
|
|
|
/* Set the initial frequency */
|
|
|
|
_pwm_channels[i]->set_freq(50);
|
|
|
|
_pwm_channels[i]->set_duty_cycle(0);
|
|
|
|
_pwm_channels[i]->set_polarity(PWM_Sysfs::Polarity::NORMAL);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void RCOutput_Sysfs::set_freq(uint32_t chmask, uint16_t freq_hz)
|
|
|
|
{
|
|
|
|
for (uint8_t i = 0; i < _channel_count; i++) {
|
|
|
|
if (chmask & 1 << i) {
|
|
|
|
_pwm_channels[i]->set_freq(freq_hz);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
uint16_t RCOutput_Sysfs::get_freq(uint8_t ch)
|
|
|
|
{
|
|
|
|
if (ch >= _channel_count) {
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
return _pwm_channels[ch]->get_freq();
|
|
|
|
}
|
|
|
|
|
|
|
|
void RCOutput_Sysfs::enable_ch(uint8_t ch)
|
|
|
|
{
|
|
|
|
if (ch >= _channel_count) {
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
_pwm_channels[ch]->enable(true);
|
|
|
|
}
|
|
|
|
|
|
|
|
void RCOutput_Sysfs::disable_ch(uint8_t ch)
|
|
|
|
{
|
|
|
|
if (ch >= _channel_count) {
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
_pwm_channels[ch]->enable(false);
|
|
|
|
}
|
|
|
|
|
|
|
|
void RCOutput_Sysfs::write(uint8_t ch, uint16_t period_us)
|
|
|
|
{
|
|
|
|
if (ch >= _channel_count) {
|
|
|
|
return;
|
|
|
|
}
|
2016-10-11 17:58:40 -03:00
|
|
|
if (_corked) {
|
|
|
|
_pending[ch] = period_us;
|
|
|
|
_pending_mask |= (1U<<ch);
|
|
|
|
} else {
|
|
|
|
_pwm_channels[ch]->set_duty_cycle(usec_to_nsec(period_us));
|
|
|
|
}
|
2015-10-09 16:40:42 -03:00
|
|
|
}
|
|
|
|
|
|
|
|
uint16_t RCOutput_Sysfs::read(uint8_t ch)
|
|
|
|
{
|
|
|
|
if (ch >= _channel_count) {
|
2016-06-07 02:06:35 -03:00
|
|
|
return 1000;
|
2015-10-09 16:40:42 -03:00
|
|
|
}
|
|
|
|
|
|
|
|
return nsec_to_usec(_pwm_channels[ch]->get_duty_cycle());
|
|
|
|
}
|
|
|
|
|
|
|
|
void RCOutput_Sysfs::read(uint16_t *period_us, uint8_t len)
|
|
|
|
{
|
2016-06-07 02:06:35 -03:00
|
|
|
for (int i = 0; i < MIN(len, _channel_count); i++) {
|
2015-10-09 16:40:42 -03:00
|
|
|
period_us[i] = read(i);
|
|
|
|
}
|
2016-06-07 02:06:35 -03:00
|
|
|
for (int i = _channel_count; i < len; i++) {
|
|
|
|
period_us[i] = 1000;
|
|
|
|
}
|
2015-10-09 16:40:42 -03:00
|
|
|
}
|
2016-10-11 17:58:40 -03:00
|
|
|
|
|
|
|
void RCOutput_Sysfs::cork(void)
|
|
|
|
{
|
|
|
|
_corked = true;
|
|
|
|
}
|
|
|
|
|
|
|
|
void RCOutput_Sysfs::push(void)
|
|
|
|
{
|
2017-04-17 21:01:54 -03:00
|
|
|
if (!_corked) {
|
|
|
|
return;
|
|
|
|
}
|
2016-10-11 17:58:40 -03:00
|
|
|
for (uint8_t i=0; i<_channel_count; i++) {
|
|
|
|
if ((1U<<i) & _pending_mask) {
|
|
|
|
_pwm_channels[i]->set_duty_cycle(usec_to_nsec(_pending[i]));
|
|
|
|
}
|
|
|
|
}
|
|
|
|
_pending_mask = 0;
|
|
|
|
_corked = false;
|
|
|
|
}
|
|
|
|
|
2015-10-09 16:40:42 -03:00
|
|
|
}
|
2016-10-11 17:58:40 -03:00
|
|
|
|