2022-05-12 01:38:56 -03:00
|
|
|
# hw definition file for processing by chibios_hwdef.py
|
|
|
|
# for the HolybroV6X hardware
|
|
|
|
|
|
|
|
# MCU class and specific type
|
|
|
|
MCU STM32H7xx STM32H743xx
|
|
|
|
|
|
|
|
# crystal frequency
|
|
|
|
OSCILLATOR_HZ 16000000
|
|
|
|
|
|
|
|
# board ID for firmware load
|
|
|
|
APJ_BOARD_ID 53
|
|
|
|
|
|
|
|
# bootloader is installed at zero offset
|
|
|
|
FLASH_RESERVE_START_KB 0
|
|
|
|
|
|
|
|
# the location where the bootloader will put the firmware
|
|
|
|
FLASH_BOOTLOADER_LOAD_KB 128
|
|
|
|
|
|
|
|
# flash size
|
|
|
|
FLASH_SIZE_KB 2048
|
|
|
|
|
|
|
|
env OPTIMIZE -Os
|
|
|
|
|
|
|
|
# order of UARTs (and USB)
|
|
|
|
SERIAL_ORDER OTG1 UART7 UART5 USART3
|
|
|
|
|
|
|
|
# default to all pins low to avoid ESD issues
|
|
|
|
DEFAULTGPIO OUTPUT LOW PULLDOWN
|
|
|
|
|
|
|
|
# USB
|
|
|
|
PA11 OTG_FS_DM OTG1
|
|
|
|
PA12 OTG_FS_DP OTG1
|
|
|
|
PA9 VBUS INPUT OPENDRAIN
|
|
|
|
|
|
|
|
# pins for SWD debugging
|
|
|
|
PA13 JTMS-SWDIO SWD
|
|
|
|
PA14 JTCK-SWCLK SWD
|
|
|
|
|
|
|
|
# CS pins
|
|
|
|
PI9 IMU1_CS CS
|
|
|
|
PH5 ICM42688_CS CS
|
|
|
|
PI4 BMI088_A_CS CS
|
|
|
|
PI8 BMI088_G_CS CS
|
|
|
|
PH15 BMM150_CS CS
|
|
|
|
PG7 FRAM_CS CS
|
|
|
|
PI10 EXT1_CS CS
|
|
|
|
|
|
|
|
# telem1
|
|
|
|
PE8 UART7_TX UART7
|
|
|
|
PF6 UART7_RX UART7
|
|
|
|
|
|
|
|
# telem2
|
|
|
|
PC12 UART5_TX UART5
|
|
|
|
PD2 UART5_RX UART5
|
|
|
|
|
|
|
|
# debug uart
|
|
|
|
PD8 USART3_TX USART3
|
|
|
|
PD9 USART3_RX USART3
|
|
|
|
|
|
|
|
# armed indication
|
|
|
|
PE6 nARMED OUTPUT HIGH
|
|
|
|
|
|
|
|
# start peripheral power off
|
|
|
|
PF12 nVDD_5V_HIPOWER_EN OUTPUT HIGH
|
|
|
|
PG4 nVDD_5V_PERIPH_EN OUTPUT HIGH
|
|
|
|
|
|
|
|
# LEDs
|
|
|
|
PE3 LED_ACTIVITY OUTPUT OPENDRAIN HIGH # red
|
|
|
|
PE5 LED_BOOTLOADER OUTPUT OPENDRAIN HIGH # blue
|
|
|
|
define HAL_LED_ON 0
|
|
|
|
|
|
|
|
define HAL_USE_EMPTY_STORAGE 1
|
|
|
|
define HAL_STORAGE_SIZE 16384
|
2022-08-29 02:49:08 -03:00
|
|
|
|
|
|
|
# enable DFU by default
|
|
|
|
ENABLE_DFU_BOOT 1
|