2015-09-02 11:10:46 -03:00
|
|
|
#include "RCOutput_PCA9685.h"
|
2016-05-17 23:26:57 -03:00
|
|
|
|
|
|
|
#include <cmath>
|
2014-09-18 10:29:47 -03:00
|
|
|
#include <dirent.h>
|
2016-05-17 23:26:57 -03:00
|
|
|
#include <fcntl.h>
|
2014-09-18 10:29:47 -03:00
|
|
|
#include <stdint.h>
|
2016-05-17 23:26:57 -03:00
|
|
|
#include <stdio.h>
|
|
|
|
#include <stdlib.h>
|
|
|
|
#include <sys/stat.h>
|
|
|
|
#include <sys/types.h>
|
|
|
|
#include <unistd.h>
|
2016-05-27 09:35:59 -03:00
|
|
|
#include <utility>
|
2016-05-17 23:26:57 -03:00
|
|
|
|
|
|
|
#include <AP_HAL/AP_HAL.h>
|
|
|
|
|
|
|
|
#include "GPIO.h"
|
2014-09-18 10:29:47 -03:00
|
|
|
|
2015-02-26 07:53:45 -04:00
|
|
|
#define PCA9685_RA_MODE1 0x00
|
|
|
|
#define PCA9685_RA_MODE2 0x01
|
|
|
|
#define PCA9685_RA_LED0_ON_L 0x06
|
|
|
|
#define PCA9685_RA_LED0_ON_H 0x07
|
|
|
|
#define PCA9685_RA_LED0_OFF_L 0x08
|
|
|
|
#define PCA9685_RA_LED0_OFF_H 0x09
|
|
|
|
#define PCA9685_RA_ALL_LED_ON_L 0xFA
|
|
|
|
#define PCA9685_RA_ALL_LED_ON_H 0xFB
|
|
|
|
#define PCA9685_RA_ALL_LED_OFF_L 0xFC
|
|
|
|
#define PCA9685_RA_ALL_LED_OFF_H 0xFD
|
|
|
|
#define PCA9685_RA_PRE_SCALE 0xFE
|
|
|
|
|
|
|
|
#define PCA9685_MODE1_RESTART_BIT (1 << 7)
|
|
|
|
#define PCA9685_MODE1_EXTCLK_BIT (1 << 6)
|
|
|
|
#define PCA9685_MODE1_AI_BIT (1 << 5)
|
|
|
|
#define PCA9685_MODE1_SLEEP_BIT (1 << 4)
|
|
|
|
#define PCA9685_MODE1_SUB1_BIT (1 << 3)
|
|
|
|
#define PCA9685_MODE1_SUB2_BIT (1 << 2)
|
|
|
|
#define PCA9685_MODE1_SUB3_BIT (1 << 1)
|
|
|
|
#define PCA9685_MODE1_ALLCALL_BIT (1 << 0)
|
|
|
|
#define PCA9685_ALL_LED_OFF_H_SHUT (1 << 4)
|
|
|
|
#define PCA9685_MODE2_INVRT_BIT (1 << 4)
|
|
|
|
#define PCA9685_MODE2_OCH_BIT (1 << 3)
|
|
|
|
#define PCA9685_MODE2_OUTDRV_BIT (1 << 2)
|
|
|
|
#define PCA9685_MODE2_OUTNE1_BIT (1 << 1)
|
|
|
|
#define PCA9685_MODE2_OUTNE0_BIT (1 << 0)
|
|
|
|
|
2022-05-27 16:52:08 -03:00
|
|
|
#define PCA9685_LED_ON_H_ALWAYS_ON_BIT (1 << 4)
|
|
|
|
#define PCA9685_LED_OFF_H_ALWAYS_OFF_BIT (1 << 4)
|
|
|
|
|
2015-06-12 14:46:01 -03:00
|
|
|
/*
|
|
|
|
* Drift for internal oscillator
|
2016-03-25 06:47:53 -03:00
|
|
|
* see: https://github.com/ArduPilot/ardupilot/commit/50459bdca0b5a1adf95
|
2015-06-12 14:46:01 -03:00
|
|
|
* and https://github.com/adafruit/Adafruit-PWM-Servo-Driver-Library/issues/11
|
|
|
|
*/
|
|
|
|
#define PCA9685_INTERNAL_CLOCK (1.04f * 25000000.f)
|
|
|
|
|
2014-09-18 10:29:47 -03:00
|
|
|
using namespace Linux;
|
|
|
|
|
2015-09-08 03:32:32 -03:00
|
|
|
#define PWM_CHAN_COUNT 16
|
2014-09-18 10:29:47 -03:00
|
|
|
|
2020-03-01 19:50:34 -04:00
|
|
|
extern const AP_HAL::HAL& hal;
|
2014-09-18 10:29:47 -03:00
|
|
|
|
2016-05-27 09:35:59 -03:00
|
|
|
RCOutput_PCA9685::RCOutput_PCA9685(AP_HAL::OwnPtr<AP_HAL::I2CDevice> dev,
|
2020-11-17 14:25:14 -04:00
|
|
|
uint32_t external_clock,
|
2016-05-27 09:35:59 -03:00
|
|
|
uint8_t channel_offset,
|
|
|
|
int16_t oe_pin_number) :
|
|
|
|
_dev(std::move(dev)),
|
2016-10-30 02:24:21 -03:00
|
|
|
_enable_pin(nullptr),
|
2015-03-01 16:35:07 -04:00
|
|
|
_frequency(50),
|
2024-05-26 22:24:12 -03:00
|
|
|
_pulses_buffer(NEW_NOTHROW uint16_t[PWM_CHAN_COUNT - channel_offset]),
|
2015-06-12 14:46:01 -03:00
|
|
|
_external_clock(external_clock),
|
2015-08-25 16:06:10 -03:00
|
|
|
_channel_offset(channel_offset),
|
2015-08-25 15:51:00 -03:00
|
|
|
_oe_pin_number(oe_pin_number)
|
2015-03-01 16:35:07 -04:00
|
|
|
{
|
2020-11-17 14:25:14 -04:00
|
|
|
if (_external_clock > 0) {
|
|
|
|
_osc_clock = _external_clock;
|
|
|
|
} else {
|
2015-06-12 14:46:01 -03:00
|
|
|
_osc_clock = PCA9685_INTERNAL_CLOCK;
|
2020-11-17 14:25:14 -04:00
|
|
|
}
|
2015-03-01 16:35:07 -04:00
|
|
|
}
|
|
|
|
|
2015-10-20 18:13:25 -03:00
|
|
|
RCOutput_PCA9685::~RCOutput_PCA9685()
|
2015-03-01 16:35:07 -04:00
|
|
|
{
|
|
|
|
delete [] _pulses_buffer;
|
|
|
|
}
|
|
|
|
|
2015-12-02 11:14:20 -04:00
|
|
|
void RCOutput_PCA9685::init()
|
2014-09-18 10:29:47 -03:00
|
|
|
{
|
2015-02-26 07:40:24 -04:00
|
|
|
reset_all_channels();
|
2014-11-26 05:37:07 -04:00
|
|
|
|
2015-02-26 07:53:45 -04:00
|
|
|
/* Set the initial frequency */
|
2014-12-23 09:05:47 -04:00
|
|
|
set_freq(0, 50);
|
2015-02-26 07:53:45 -04:00
|
|
|
|
2014-11-26 05:37:07 -04:00
|
|
|
/* Enable PCA9685 PWM */
|
2015-09-08 03:33:34 -03:00
|
|
|
if (_oe_pin_number != -1) {
|
|
|
|
_enable_pin = hal.gpio->channel(_oe_pin_number);
|
|
|
|
_enable_pin->mode(HAL_GPIO_OUTPUT);
|
|
|
|
_enable_pin->write(0);
|
|
|
|
}
|
2014-09-18 10:29:47 -03:00
|
|
|
}
|
|
|
|
|
2015-10-20 18:13:25 -03:00
|
|
|
void RCOutput_PCA9685::reset_all_channels()
|
2015-02-26 07:40:24 -04:00
|
|
|
{
|
2019-09-25 11:34:56 -03:00
|
|
|
if (!_dev || !_dev->get_semaphore()->take(10)) {
|
2015-02-26 07:40:24 -04:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2016-05-27 09:35:59 -03:00
|
|
|
uint8_t data[] = {PCA9685_RA_ALL_LED_ON_L, 0, 0, 0, 0};
|
|
|
|
_dev->transfer(data, sizeof(data), nullptr, 0);
|
2015-02-26 07:40:24 -04:00
|
|
|
|
|
|
|
/* Wait for the last pulse to end */
|
|
|
|
hal.scheduler->delay(2);
|
|
|
|
|
2016-05-27 09:35:59 -03:00
|
|
|
_dev->get_semaphore()->give();
|
2015-02-26 07:40:24 -04:00
|
|
|
}
|
|
|
|
|
2015-10-20 18:13:25 -03:00
|
|
|
void RCOutput_PCA9685::set_freq(uint32_t chmask, uint16_t freq_hz)
|
2015-02-26 07:53:45 -04:00
|
|
|
{
|
2015-03-01 16:35:07 -04:00
|
|
|
|
|
|
|
/* Correctly finish last pulses */
|
2015-09-08 03:32:32 -03:00
|
|
|
for (int i = 0; i < (PWM_CHAN_COUNT - _channel_offset); i++) {
|
2015-03-01 16:35:07 -04:00
|
|
|
write(i, _pulses_buffer[i]);
|
|
|
|
}
|
|
|
|
|
2019-09-25 11:34:56 -03:00
|
|
|
if (!_dev || !_dev->get_semaphore()->take(10)) {
|
2014-09-18 10:29:47 -03:00
|
|
|
return;
|
|
|
|
}
|
2015-02-26 07:53:45 -04:00
|
|
|
|
2015-02-26 07:40:24 -04:00
|
|
|
/* Shutdown before sleeping.
|
2015-09-02 11:17:30 -03:00
|
|
|
* see p.14 of PCA9685 product datasheet
|
2015-02-26 07:40:24 -04:00
|
|
|
*/
|
2016-05-27 09:35:59 -03:00
|
|
|
_dev->write_register(PCA9685_RA_ALL_LED_OFF_H, PCA9685_ALL_LED_OFF_H_SHUT);
|
2015-02-26 07:53:45 -04:00
|
|
|
|
|
|
|
/* Put PCA9685 to sleep (required to write prescaler) */
|
2016-05-27 09:35:59 -03:00
|
|
|
_dev->write_register(PCA9685_RA_MODE1, PCA9685_MODE1_SLEEP_BIT);
|
2015-02-26 07:53:45 -04:00
|
|
|
|
2015-06-12 14:46:01 -03:00
|
|
|
/* Calculate prescale and save frequency using this value: it may be
|
|
|
|
* different from @freq_hz due to rounding/ceiling. We use ceil() rather
|
|
|
|
* than round() so the resulting frequency is never greater than @freq_hz
|
|
|
|
*/
|
2018-05-04 01:36:52 -03:00
|
|
|
uint8_t prescale = ceilf(_osc_clock / (4096 * freq_hz)) - 1;
|
2015-06-12 14:46:01 -03:00
|
|
|
_frequency = _osc_clock / (4096 * (prescale + 1));
|
|
|
|
|
|
|
|
/* Write prescale value to match frequency */
|
2016-05-27 09:35:59 -03:00
|
|
|
_dev->write_register(PCA9685_RA_PRE_SCALE, prescale);
|
2015-02-26 07:40:24 -04:00
|
|
|
|
2015-06-12 14:46:01 -03:00
|
|
|
if (_external_clock) {
|
|
|
|
/* Enable external clocking */
|
2016-05-27 09:35:59 -03:00
|
|
|
_dev->write_register(PCA9685_RA_MODE1,
|
|
|
|
PCA9685_MODE1_SLEEP_BIT | PCA9685_MODE1_EXTCLK_BIT);
|
2015-06-12 14:46:01 -03:00
|
|
|
}
|
2015-02-26 07:53:45 -04:00
|
|
|
|
|
|
|
/* Restart the device to apply new settings and enable auto-incremented write */
|
2016-05-27 09:35:59 -03:00
|
|
|
_dev->write_register(PCA9685_RA_MODE1,
|
|
|
|
PCA9685_MODE1_RESTART_BIT | PCA9685_MODE1_AI_BIT);
|
2015-02-26 07:53:45 -04:00
|
|
|
|
2016-05-27 09:35:59 -03:00
|
|
|
_dev->get_semaphore()->give();
|
2014-09-18 10:29:47 -03:00
|
|
|
}
|
|
|
|
|
2015-10-20 18:13:25 -03:00
|
|
|
uint16_t RCOutput_PCA9685::get_freq(uint8_t ch)
|
2014-09-18 10:29:47 -03:00
|
|
|
{
|
|
|
|
return _frequency;
|
|
|
|
}
|
|
|
|
|
2015-10-20 18:13:25 -03:00
|
|
|
void RCOutput_PCA9685::enable_ch(uint8_t ch)
|
2014-09-18 10:29:47 -03:00
|
|
|
{
|
2015-02-26 07:53:45 -04:00
|
|
|
|
2014-09-18 10:29:47 -03:00
|
|
|
}
|
|
|
|
|
2015-10-20 18:13:25 -03:00
|
|
|
void RCOutput_PCA9685::disable_ch(uint8_t ch)
|
2014-09-18 10:29:47 -03:00
|
|
|
{
|
|
|
|
write(ch, 0);
|
|
|
|
}
|
|
|
|
|
2021-09-08 13:26:36 -03:00
|
|
|
bool RCOutput_PCA9685::force_safety_on() {
|
|
|
|
if (!_dev || !_dev->get_semaphore()->take(10)) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
/* Shutdown before sleeping. */
|
|
|
|
_dev->write_register(PCA9685_RA_ALL_LED_OFF_H, PCA9685_ALL_LED_OFF_H_SHUT);
|
|
|
|
|
|
|
|
_dev->get_semaphore()->give();
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
void RCOutput_PCA9685::force_safety_off() {
|
|
|
|
if (!_dev || !_dev->get_semaphore()->take(10)) {
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
/* Restart the device and enable auto-incremented write */
|
|
|
|
_dev->write_register(PCA9685_RA_MODE1,
|
|
|
|
PCA9685_MODE1_RESTART_BIT | PCA9685_MODE1_AI_BIT);
|
|
|
|
_dev->get_semaphore()->give();
|
|
|
|
}
|
|
|
|
|
2015-10-20 18:13:25 -03:00
|
|
|
void RCOutput_PCA9685::write(uint8_t ch, uint16_t period_us)
|
2015-02-26 07:53:45 -04:00
|
|
|
{
|
2015-09-08 03:32:32 -03:00
|
|
|
if (ch >= (PWM_CHAN_COUNT - _channel_offset)) {
|
2014-09-18 10:29:47 -03:00
|
|
|
return;
|
|
|
|
}
|
2022-05-27 16:52:08 -03:00
|
|
|
if (_is_gpio_mask & (1U << ch)) {
|
|
|
|
return;
|
|
|
|
}
|
2022-08-29 11:30:19 -03:00
|
|
|
write_raw(ch, period_us);
|
2015-09-28 19:39:17 -03:00
|
|
|
}
|
|
|
|
|
2022-05-27 16:52:08 -03:00
|
|
|
void RCOutput_PCA9685::write_gpio(uint8_t chan, bool active)
|
|
|
|
{
|
|
|
|
if (chan >= (PWM_CHAN_COUNT - _channel_offset)) {
|
|
|
|
return;
|
|
|
|
}
|
2022-08-29 11:30:19 -03:00
|
|
|
_is_gpio_mask |= (1U << chan);
|
|
|
|
write_raw(chan, active);
|
|
|
|
}
|
|
|
|
|
|
|
|
void RCOutput_PCA9685::write_raw(uint8_t ch, uint16_t period_us) {
|
|
|
|
/* Common code used by both write() and write_gpio() */
|
|
|
|
_pulses_buffer[ch] = period_us;
|
2022-05-27 16:52:08 -03:00
|
|
|
_pending_write_mask |= (1U << ch);
|
|
|
|
|
|
|
|
if (!_corking) {
|
|
|
|
_corking = true;
|
|
|
|
push();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2015-10-20 18:13:25 -03:00
|
|
|
void RCOutput_PCA9685::cork()
|
2015-09-28 19:39:17 -03:00
|
|
|
{
|
|
|
|
_corking = true;
|
|
|
|
}
|
|
|
|
|
2015-10-20 18:13:25 -03:00
|
|
|
void RCOutput_PCA9685::push()
|
2015-09-28 19:39:17 -03:00
|
|
|
{
|
2017-04-17 21:01:54 -03:00
|
|
|
if (!_corking) {
|
|
|
|
return;
|
|
|
|
}
|
2015-09-28 19:39:17 -03:00
|
|
|
_corking = false;
|
|
|
|
|
|
|
|
if (_pending_write_mask == 0)
|
2014-09-18 10:29:47 -03:00
|
|
|
return;
|
2015-02-26 07:53:45 -04:00
|
|
|
|
2015-09-28 19:39:17 -03:00
|
|
|
// Calculate the number of channels for this transfer.
|
|
|
|
uint8_t max_ch = (sizeof(unsigned) * 8) - __builtin_clz(_pending_write_mask);
|
|
|
|
uint8_t min_ch = __builtin_ctz(_pending_write_mask);
|
2015-02-26 07:53:45 -04:00
|
|
|
|
2015-09-28 19:39:17 -03:00
|
|
|
/*
|
|
|
|
* scratch buffer size is always for all the channels, but we write only
|
|
|
|
* from min_ch to max_ch
|
|
|
|
*/
|
2016-05-27 09:35:59 -03:00
|
|
|
struct PACKED pwm_values {
|
|
|
|
uint8_t reg;
|
|
|
|
uint8_t data[PWM_CHAN_COUNT * 4];
|
|
|
|
} pwm_values;
|
2015-02-26 07:53:45 -04:00
|
|
|
|
2015-09-28 19:39:17 -03:00
|
|
|
for (unsigned ch = min_ch; ch < max_ch; ch++) {
|
|
|
|
uint16_t period_us = _pulses_buffer[ch];
|
|
|
|
uint16_t length = 0;
|
2015-02-26 07:53:45 -04:00
|
|
|
|
2016-05-27 09:35:59 -03:00
|
|
|
if (period_us) {
|
2015-09-28 19:39:17 -03:00
|
|
|
length = round((period_us * 4096) / (1000000.f / _frequency)) - 1;
|
2016-05-27 09:35:59 -03:00
|
|
|
}
|
2015-09-28 19:39:17 -03:00
|
|
|
|
2016-05-27 09:35:59 -03:00
|
|
|
uint8_t *d = &pwm_values.data[(ch - min_ch) * 4];
|
2022-05-27 16:52:08 -03:00
|
|
|
|
|
|
|
if (_is_gpio_mask & (1 << ch)) {
|
|
|
|
*d++ = 0; // LEDn_ON_L
|
|
|
|
*d++ = period_us ? PCA9685_LED_ON_H_ALWAYS_ON_BIT : 0; // LEDn_ON_H
|
|
|
|
*d++ = 0; // LEDn_OFF_L
|
|
|
|
*d++ = period_us ? 0 : PCA9685_LED_OFF_H_ALWAYS_OFF_BIT; // LEDn_OFF_H
|
|
|
|
} else {
|
|
|
|
*d++ = 0; // LEDn_ON_L
|
|
|
|
*d++ = 0; // LEDn_ON_H
|
|
|
|
*d++ = length & 0xFF; // LEDn_OFF_L
|
|
|
|
*d++ = length >> 8; // LEDn_OFF_H
|
|
|
|
}
|
2015-09-28 19:39:17 -03:00
|
|
|
}
|
|
|
|
|
2019-09-25 11:34:56 -03:00
|
|
|
if (!_dev || !_dev->get_semaphore()->take_nonblocking()) {
|
2015-09-28 19:39:17 -03:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2016-05-27 09:35:59 -03:00
|
|
|
pwm_values.reg = PCA9685_RA_LED0_ON_L + 4 * (_channel_offset + min_ch);
|
|
|
|
/* reg + all the channels we are going to write */
|
|
|
|
size_t payload_size = 1 + (max_ch - min_ch) * 4;
|
2015-09-28 19:39:17 -03:00
|
|
|
|
2016-05-27 09:35:59 -03:00
|
|
|
_dev->transfer((uint8_t *)&pwm_values, payload_size, nullptr, 0);
|
|
|
|
_dev->get_semaphore()->give();
|
2015-09-28 19:39:17 -03:00
|
|
|
_pending_write_mask = 0;
|
2014-09-18 10:29:47 -03:00
|
|
|
}
|
|
|
|
|
2015-10-20 18:13:25 -03:00
|
|
|
uint16_t RCOutput_PCA9685::read(uint8_t ch)
|
2014-09-18 10:29:47 -03:00
|
|
|
{
|
2015-03-01 16:35:07 -04:00
|
|
|
return _pulses_buffer[ch];
|
2014-09-18 10:29:47 -03:00
|
|
|
}
|
|
|
|
|
2015-10-20 18:13:25 -03:00
|
|
|
void RCOutput_PCA9685::read(uint16_t* period_us, uint8_t len)
|
2014-09-18 10:29:47 -03:00
|
|
|
{
|
2016-05-17 23:26:57 -03:00
|
|
|
for (int i = 0; i < len; i++) {
|
2014-09-18 10:29:47 -03:00
|
|
|
period_us[i] = read(0 + i);
|
2016-05-17 23:26:57 -03:00
|
|
|
}
|
2014-09-18 10:29:47 -03:00
|
|
|
}
|