2023-04-16 12:38:47 -03:00
|
|
|
|
|
|
|
|
# hw definition file for processing by chibios_hwdef.py
|
|
|
|
|
# for IFLIGHT_BLITZ_F7_AIO hardware.
|
|
|
|
|
# thanks to betaflight for pin information
|
|
|
|
|
|
|
|
|
|
# default to all pins low to avoid ESD issues
|
|
|
|
|
DEFAULTGPIO OUTPUT LOW PULLDOWN
|
|
|
|
|
|
|
|
|
|
# MCU class and specific type
|
|
|
|
|
MCU STM32F7xx STM32F745xx
|
|
|
|
|
|
|
|
|
|
# board ID for firmware load
|
|
|
|
|
APJ_BOARD_ID 1117
|
|
|
|
|
|
|
|
|
|
# crystal frequency, setup to use external oscillator
|
|
|
|
|
OSCILLATOR_HZ 8000000
|
|
|
|
|
|
|
|
|
|
FLASH_SIZE_KB 1024
|
|
|
|
|
|
|
|
|
|
# bootloader starts at zero offset
|
|
|
|
|
FLASH_RESERVE_START_KB 0
|
|
|
|
|
|
|
|
|
|
# the location where the bootloader will put the firmware
|
|
|
|
|
FLASH_BOOTLOADER_LOAD_KB 96
|
|
|
|
|
|
|
|
|
|
# order of UARTs (and USB)
|
|
|
|
|
SERIAL_ORDER OTG1
|
|
|
|
|
|
|
|
|
|
# PA10 IO-debug-console
|
|
|
|
|
PA11 OTG_FS_DM OTG1
|
|
|
|
|
PA12 OTG_FS_DP OTG1
|
|
|
|
|
|
|
|
|
|
PA13 JTMS-SWDIO SWD
|
|
|
|
|
PA14 JTCK-SWCLK SWD
|
|
|
|
|
|
|
|
|
|
# Chip select pins
|
|
|
|
|
PA15 FLASH1_CS CS
|
|
|
|
|
PE4 OSD1_CS CS
|
|
|
|
|
PA4 GYRO1_CS CS
|
|
|
|
|
|
2024-02-29 16:35:59 -04:00
|
|
|
# Keep UART RX pins high to prevent ELRS going into bootloader mode
|
|
|
|
|
PA10 USART1_RX USART1 OUTPUT HIGH
|
|
|
|
|
PA3 USART2_RX USART2 OUTPUT HIGH
|
|
|
|
|
PB11 USART3_RX USART3 OUTPUT HIGH
|
|
|
|
|
PA1 UART4_RX UART4 OUTPUT HIGH
|
|
|
|
|
PE7 UART7_RX UART7 OUTPUT HIGH
|
|
|
|
|
|
2023-04-16 12:38:47 -03:00
|
|
|
PD15 LED0 OUTPUT LOW GPIO(90) # Blue LED
|
|
|
|
|
define HAL_LED_ON 0
|
