2018-07-03 01:31:49 -03:00
|
|
|
# hw definition file for processing by chibios_hwdef.py
|
|
|
|
|
# for Holybro PH4-mini hardware.
|
2020-12-23 22:02:11 -04:00
|
|
|
# This is a variant of fmuv5 without the IOMCU
|
2018-07-03 01:31:49 -03:00
|
|
|
|
|
|
|
|
include ../fmuv5/hwdef.dat
|
|
|
|
|
|
2018-11-20 03:28:32 -04:00
|
|
|
# we shift the system timer to TIM5 to allow
|
|
|
|
|
# us to use TIM2 for extra PWM outputs
|
|
|
|
|
STM32_ST_USE_TIMER 5
|
|
|
|
|
|
2018-11-20 18:29:15 -04:00
|
|
|
# order of UARTs (and USB). Telem2 is UART4 on the mini, USART3 is not available
|
2020-04-24 08:10:08 -03:00
|
|
|
SERIAL_ORDER OTG1 USART2 UART4 USART1 USART6 UART7 OTG2
|
2018-11-20 18:29:15 -04:00
|
|
|
|
2019-01-17 18:21:02 -04:00
|
|
|
# enable TX on USART6 (disabled for fmuv5 with iomcu)
|
|
|
|
|
PG14 USART6_TX USART6 NODMA
|
|
|
|
|
|
2018-11-20 03:28:32 -04:00
|
|
|
# disable the IOMCU UART
|
2018-07-03 01:31:49 -03:00
|
|
|
undef IOMCU_UART
|
|
|
|
|
undef UART8_TX
|
|
|
|
|
undef UART8_RX
|
|
|
|
|
undef AP_FEATURE_SBUS_OUT
|
|
|
|
|
|
2018-11-20 03:28:32 -04:00
|
|
|
# allow the first 3 capture ports to be used as PWM outputs or GPIOs
|
|
|
|
|
undef PA5
|
|
|
|
|
undef PB3
|
|
|
|
|
undef PB11
|
|
|
|
|
undef FMU_CAP1
|
|
|
|
|
undef FMU_CAP2
|
|
|
|
|
undef FMU_CAP3
|
|
|
|
|
|
|
|
|
|
PA5 TIM2_CH1 TIM2 PWM(9) GPIO(58)
|
|
|
|
|
PB3 TIM2_CH2 TIM2 PWM(10) GPIO(59)
|
|
|
|
|
PB11 TIM2_CH4 TIM2 PWM(11) GPIO(60)
|
|
|
|
|
|
|
|
|
|
# RCInput on the PPM pin, for all protocols
|
2021-10-10 18:31:01 -03:00
|
|
|
PI5 TIM8_CH1 TIM8 RCININT PULLDOWN LOW
|
2018-12-08 16:56:46 -04:00
|
|
|
|
|
|
|
|
# setup for supplied power brick
|
|
|
|
|
undef HAL_BATT_VOLT_SCALE
|
|
|
|
|
define HAL_BATT_VOLT_SCALE 18.182
|
|
|
|
|
undef HAL_BATT_CURR_SCALE
|
|
|
|
|
define HAL_BATT_CURR_SCALE 36.364
|
2018-12-29 00:00:39 -04:00
|
|
|
|
|
|
|
|
# setup safety switch
|
|
|
|
|
PE12 LED_SAFETY OUTPUT
|
|
|
|
|
PE10 SAFETY_IN INPUT PULLDOWN
|
2021-12-24 02:27:51 -04:00
|
|
|
|
|
|
|
|
#redefine dma
|
|
|
|
|
undef DMA_PRIORITY
|
|
|
|
|
DMA_PRIORITY SDMMC* USART2* ADC* SPI* TIM*
|
|
|
|
|
|
